

MOSIMR : A TIMING SIMULATOR USING SIGNAL PROPAGATION CHARACTERISTICS TO EXPLOIT LATENCY

**A Thesis Submitted
In Partial Fulfilment of the Requirements
for the Degree of**

MASTER OF TECHNOLOGY

by

SAIBAL BANERJEE

to the

**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY KANPUR**

SEPTEMBER, 1985

8 - 7 8 6

LIT KANPUR
GENERAL LIBRARY

NO. A 91865

TO
MY PARENTS

CERTIFICATE

This is to certify that the thesis entitled 'MOSIMR: A TIMING SIMULATOR USING SIGNAL PROPAGATION CHARACTERISTICS TO EXPLOIT LATENCY' submitted by Mr. Saibal Banerjee, for the partial fulfilment of the requirements for the award of M.Tech. degree, has been carried out under my supervision. According to my knowledge, it has not been submitted else where for an award of a degree.



(R. Raghuram)

4/9/85

Assistant Professor
Department of Electrical Engineering
Indian Institute of Technology
KANPUR

ACKNOWLEDGEMENTS

Amidst mixed fortunes I have at last come to complete this little piece of work which will ever remain a source of satisfaction as well as inspiration to me.

I express my deep sense of gratitude and appreciation to Dr. R. Raghuram for the splendid guidance and constant encouragement he has offered through the entire endeavour.

I shall ever cherish the invaluable company of my dearest friends Goutam Deb and Biswajit Nandy who never hesitated in lending helping hands whenever needed, at various stages of my thesis work.

Thanks to Mrityunjoy, K.K. Islam, A. Sanyal and host of other friends who have made my stay at I.I.T. Kanpur most gratifying.

Finally, I thank Mr. J.S. Rawat for his excellent service in typing the manuscript.

Sept. 4, 1985

Saibal Banerjee
(SAIBAL BANERJEE)

ABSTRACT

Timing and power dissipation are the two important performance indices of an MOS digital circuit. With this in view a program to simulate NMOS/LSI circuit, named MOSIMR, has been developed. It provides the user with initial logic states and timing waveforms of requested node voltages and element powers (as well as total power dissipation) over the simulation period.

The main focus is on minimizing CPU time by exploiting latency of large circuits. The given circuit is decomposed into independent subsystems by node partitioning. A linked data structure of the circuit topology is constructed to order the processing of node partitions in accordance with signal flow. This way a selective trace can be conducted through the circuit to take full advantage of circuit inactivity.

Any change in input travels as a wave in a large circuit. The trace algorithm is capable of dynamically detecting this signal wave, so that only those nodes which are encompassed by the wave profile are analysed on a signal flow path. This results in further exploitation of latency.

With the above scheme of network - ordering, nonlinear Gauss Seidel (GS) relaxation method is employed to evaluate the active nodes only, in each time step. One iteration of GS relaxation, containing one iteration of Newton Raphson, is performed per simulation step.

Results checked against SPICE 2G show reasonable accuracy and remarkable reduction in analysis time with increasing circuit size.

TABLE OF CONTENTS

	Page
CHAPTER 1 INTRODUCTION	1
1.1 General Purpose Circuit Simulators	2
1.2 Special Purpose Simulators	8
1.3 Time domain analysis of MOS LSI Circuits	15
1.4 Aims in developing MOSIMR	17
1.5 Thesis Outline	18
CHAPTER 2 THEORETICAL FRAMEWORK OF MOSIMR	20
2.1 Definition of the problem	20
2.2 Assumptions	23
2.3 General Scheme of Solution	26
2.4 Validity of the solution	30
2.5 Node partitioning	32
2.6 Network ordering	35
2.7 Simulation step	37
2.8 Initialisation	38
2.9 Device models used in MOSIMR	38
2.10 Signal-wave profile detection in MOSIMR	40
Chapter 3 PROGRAM IMPLEMENTATION DETAILS	45
3.1 Skeletal structure of the program	45
3.2 Circuit description module	46
3.3 Initialisation module	53

	Page
3.4 Input module	56
3.5 Analysis module	57
3.6 Output module	61
3.7 Control module	61
CHAPTER 4 RESULTS	90
4.1 Two phase dynamic shift register cell	90
4.2 NAND Latch	92
4.3 MOS Ring Oscillator	92
4.4 One-bit Full Adder with pass transistor carry chain	94
4.5 Two-bit Johnson Ring Counter	95
4.6 Circulating Refresh Register with R/W control	97
CHAPTER 5 CONCLUSION	129
5.1 Advantages accrued by MOSIMR	129
5.2 Limitations in MOSIMR and suggestions for betterment	132
5.3 Scope for future work	133
APPENDIX A : Elucidation of few terms and concepts	134
APPENDIX B : MOSIMR : User's Guide	150
REFERENCES	

CHAPTER 1

INTRODUCTION

Circuit analysis as a means to verification of a design got a new dimension after the advent of integrated circuit (IC) and its rapid evolution over the past two decades. The traditional paper-and-pencil analysis is a sound method but it imposes severe limitations on the size and type of circuits that can be analysed economically. Large linear (say those containing > 50 elements) [5] or even small nonlinear circuits are seldom analysed exactly. Instead engineers often rely heavily on intuition to obtain approximate solutions. Invariably the final verification of circuit performance is obtained by breadboarding, where there is also scope, though limited, to optimize circuit performance by a trial and error adjustment of element values.

But all these prove grossly inadequate for the analysis, design verification and optimization of integrated circuits, for it is impossible to duplicate the IC with discrete components. Certainly parasitic-effects and element-matching characteristics between integrated devices are not reproducible in discrete form; besides tolerance analysis etc. can not be performed with full freedom as we can scarcely control the device parameters.

A computer program to simulate the circuit can on the other hand build up circuit models of integrated devices to any degree of accuracy and provide control over all the device parameters. In fact it has proven to be the most effective tool for integrated circuit analysis, by which much more accurate results are obtained at a cost which is often a small fraction of the bread boarding cost [5].

With increasing compaction large scale (LSI) and very large scale (VLSI) integrated circuits are being designed and fabricated. A high premium is put on ensuring the correctness of design of these complex circuits before fabrication, because even a minor modification at later stage will result in repeating the expensive and time consuming operations of mask making.

Concerted research efforts have been organised for the last two decades by different groups of people resulting in several general and special purpose circuit simulation programs some of which are enumerated below.

1.1 GENERAL PURPOSE CIRCUIT SIMULATORS:

Simulation program with integrated circuit emphasis (SPICE) is a well known program of this class. Originally developed by Dr. Lawrence Nagel, SPICE was later extensively

modified in version SPICE 1L by E. Cohen and D.O. Pederson and finally got augmented to version SPICE-2G in 1981 by A.R. Newton, D.O. Pederson and A. Sangiovanni-Vincentelli in the Electrical Engineering and Computer Science department of University of California, Berkeley [8].

SPICE is a full fledged circuit simulator using the conventional method of analysis and contains circuit models for semiconductor devices like diode, BJT, FET and MOSFET for application in a wide variety of circuits.

1.1.1 Anatomy of a Conventional Circuit Simulator:

Most general-purpose computer simulation programs have five main stages [5] which are elaborated below:

1.1.1.1 Input Stage:

Here network topology and element specifications are fed in as input data to the program. Preferably this input should be in a format free user language which can be translated by a language compiler inside the simulator, into simulation tables.

Error detection features (e.g. detection of loop of voltage sources, cutsets of current sources) are incorporated with helpful diagnostic messages to make the program user oriented.

Multiple level nesting of circuits, through subcircuit definition by the user, is allowed to facilitate concise description of repetitive structures.

For a good user friendly program coding for this first stage turns out to be nearly 40% of the whole program.

1.1.1.2 Device model retrieval and replacement stage:

The simulator has a built-in library of device models (e.g. diode, BJT, FET, MOSFET). New models defined by the user, as subcircuits, are also stored efficiently.

The user has control over all the device parameters in the model. Any parameter unspecified by the user is assigned a default value by the program.

An efficient retrieval scheme is kept for quick replacement of a device, when it appears within a circuit, by its equivalent model.

The first two stages simulate the circuit in question and get it ready for analysis.

A general purpose simulator can do three kinds of analysis i) DC-bias point analysis on linear and non-linear circuits, ii) AC small signal analysis on linear circuits, iii) Transient analysis on linear and nonlinear circuits.

1.1.1.3 Equation formulation stage:

Here circuit equations are framed according to the kind of analysis to be done, as summarised below -

<u>Kind of Analysis</u>	<u>Equations formulated</u>
i) Linear AC (frequency domain analysis)	Linear nodal equations linear hybrid equations.
ii) Linear transient (time domain analysis)	Linear state equations
iii) Nonlinear d.c. (resistive analysis)	Nonlinear nodal equations, nonlinear hybrid equations.
iv) Nonlinear transient (dynamic analysis)	Discretised nonlinear nodal equations Discretised nonlinear hybrid equations Nonlinear state equations

The equations generally in the algebraic-differential equations form represent the dynamical system either in the frequency or time domain. Prior to framing the equation for any kind of analysis however a DC operating point calculation is performed to set the initial condition.

1.1.1.4 Numerical solution stage:

The equations framed in previous stage are solved here employing different numerical methods depending on the types of equations, as tabulated below -

<u>Type of equations</u>	<u>Method of solution employed</u>
i) Linear nodal/hybrid equations	Gaussian elimination, LU - decomposition
ii) Linear state equations	By numerical evaluation of e^{AT} (state transition matrix), Numerical integration (e.g. Backward Euler (BE), Trapezoidal rule (TR), Gear's variable order method (GE))
iii) Nonlinear nodal/hybrid equations	Newton Raphson (NR) method, Piecewise linear method (for getting driving point and transfer characteristic curves)
iv) Nonlinear state equations	Explicit/Implicit numerical integration

1.1.1.5 Output stage:

This final stage gives the results of analysis in any of the forms, summarised below, as requested by the user, depending on the kind of analysis.

<u>Kind of analysis</u>	<u>Forms of result obtained at output stage</u>
i) Linear AC(frequency domain analysis)	Frequency response, distortion analysis
ii) Linear transient (time domain analysis)	Step response, pulse response, periodic input response

- | | |
|---|---|
| iii) Nonlinear DC
(resistive analysis) | Operating point calculation (DC bias), Driving point and transfer characteristic plots. |
| iv) Nonlinear transient
(dynamical analysis) | Transient response, periodic response for different waveforms. |

1.1.2 Disadvantages faced in Conventional Simulators:

The conventional circuit simulators are versatile and accurate but they are cost effective for circuits containing only few hundred elements or less. For example SPICE 1L can analyse circuits having at most 100 elements. In the quest for versatility SPICE incurs tremendous overhead (sec. A.1) in the first two stages (sec. 1.1.1).

Sparse matrix method of solving the simultaneous eqns. in SPICE exploits sparseness of large circuits to save analysis time to some extent. But it is unable to detect and exploit latency (A.3.5) of large circuits. Besides SPICE operates in circuit level only, whereas in many cases it is possible to make with less accuracy than that provided by a full blown circuit simulator. On the whole a conventional circuit simulator has proved to be expensive in terms of CPU time for the analysis of large circuits and has led to the development of special purpose simulators.

1.2 SPECIAL PURPOSE SIMULATORS:

The special purpose simulators are meant for large circuits (e.g. LSI and VLSI) with dedicated use to avoid unnecessary overheads (Sec. A.1). The main aim in the design of such simulators is to improve upon CPU time.

Simulators such as MOTIS [10], SPLICE, DIANA, MACRO [11], all special purpose simulators, in their quest for speed have rejected one or more of the principal features of conventional simulators.

Fig. 1.1 shows the relative positions of these simulators on a speed/accuracy scale [15]. On one extreme are the




Fig. 1.1: Spectrum of simulators

conventional circuit simulators and on the other end are the logic simulators. Bridging the gap between these are timing simulators like MOTIS and hybrid simulators (i.e. both logic and timing waveforms simulated) like SPLICE.

1.2.1 Logic Simulation:

A foremost example of logic simulator is Logic Analyser for Maintenance Planning (LAMP) [9], a digital logic-simulation program developed at Bell Telephone Laboratories around 1970 with elaborate test generation capability for fault diagnosis.

LAMP simulates the circuit at gate level (NOT, NAND, NOR etc.) functional level (register, memory cell etc.) or at hybrid level. This sort of macromodeling helps to speed up the simulator (Sec. A.2).

LAMP also applies controllability and observability relation among functional nodes (compare with Sec. A.3.9) to yield a directed graph representation of the digital circuit. Any loop within the graph due to feed backs in the circuit are 'broken' by addition of control and observation at appropriate places to remove conflict (compare with Sec. A.3.10) and build up a link graph (Sec. A.3.9.5).

A link graph gives an ordering of the nodes (Sec. A.3.9.3) where a 'higher order' node can be computed independently of any 'lower order' node(s).

This way LAMP implements a very important concept of partitioning and ordering a network which helps to bring down CPU time remarkably (Sec. 1.2.2.2).

Also, the final link graph structure establishes a precedence order of signal flow and it becomes possible to conduct a selective trace along the signal flow path and exploit latency (Sec. A.3.5) of large circuits. With all these new concepts brought in LAMP is capable to simulate circuits containing 52000 gates, economically on a IBM 370 model 168 machine [9].

SALOGS IV is a logic-timing simulator which models logic-gate inertial effects as pure delays rather than producing merely the logic levels. But it does not provide the analog waveforms. It is some ten thousand times faster than a circuit simulator and is capable of analysing systems of many thousands of gates [15]. MASCOT also models inertia as pure delays but gives an analog slope for rising and falling edges [15].

1.2.2 Timing Simulation:

Besides logic simulation timing analysis has been found to be of great interest in digital circuits. It is here that the user can get a more accurate picture of the profiles of different circuit variables (e.g. node voltages, device currents and power dissipation etc.) against time, rather than the simplistic picture of logic levels plus discrete propagation delays provided by the logic simulators.

Timing analysis for large circuits is very expensive with conventional circuit simulators. Research efforts in this direction have yielded special purpose simulators which incorporate many time saving features of logic simulators like i) Minimising overheads ii) Macromodeling, iii) Network partitioning and ordering iv) Exploitation of circuit latency etc. This way these special purpose simulators have been able to achieve on an average one order of magnitude increase in speed over conventional simulators, while maintaining accuracy of results comparable to that of standard circuit simulators.

Thus timing simulation stands mid way between logic simulation and standard circuit analysis and proves to be the best compromise between speed and accuracy of analysis.

1.2.2.1 Timing simulation techniques:

There are three kinds of timing simulators depending on the techniques they employ. All the three kinds use relaxation method, but differently and at different stages of the algorithm for transient analysis (Fig. 1.2). The general relaxation method of analysing a system of algebraic-differential equations have been elaborated in Sec. A.3 of Appendix A. Representative examples of these three classes of simulators for time domain analysis are 1) MOTIS - a timing simulator

2) SPLICE - a mixed mode simulator performing iterated timing analysis (ITA) and 3) RELAX - using waveform relaxation method to perform timing analysis.

Timing simulation done in MOTIS as well as iterated timing simulation done in SPLICE apply Gauss-Seidel (GS) method. (Sec. A.3.2) in the nonlinear algebraic equation stage of circuit analysis, thus carrying out a Gauss-Seidel-Newton (i.e. Newton Raphson (NR) iterations included within each G-S iteration) method to decouple and solve the circuit equations obtained by discretisation. In MOTIS only single iteration of G-S and NR are performed in each time step (Sec. A.3.3) whereas SPLICE 1.6 iterates these to convergence [12].

Timing errors (refer Sec. 4.1.3 and Sec. A.3.4) which are incurred in timing simulators for non-unidirectional circuits can be avoided in ITA. But large number of strong feedbacks often slow down the ITA process considerably as too many iterations have to be performed before convergence could be reached.

Unlike MOTIS and SPLICE, RELAX applies the relaxation technique right in the differential equation stage of analysis. Naturally the unknowns here are waveforms (elements of a function space) rather than real variables. The trial

solution to start with is the guessed waveform of the unknown over the entire period of integration 0 to T. Accurate comparison between waveform-relaxation (WR) method, as it is called and ITA have not been carried out yet [11], [12]. But both have proven to be very accurate and having guaranteed convergence properties when applied to the analysis of MOS circuits.

1.2.2.2 Comparison with general circuit simulator:

All the three classes of special purpose timing simulators out perform the general purpose circuit simulators speed wise, mainly due to the following reasons:

1. Circuit decomposition by assignment partitioning (effected by the application of relaxation method) greatly reduces the complexity of analysis is (Sec. A.3.1). A circuit which is not partitioned has complexity of analysis proportional to n^m where n is the size (i.e. no. of unknown variables) of the circuit and m is a number depending on the sparsity of the circuit. m is small (large) if the number of interactions among unknown variables is small (large). m is usually between 1.2 and 2 [11].

But with decomposition, the complexity of analysis is usually proportional to n . Thus circuit decomposition is a major factor in reducing analysis time, specially in large circuits.

Relaxation based
circuit simulation

Standard circuit
simulation




Fig. 1.2: Parallel between standard circuit simulation technique and relaxation based techniques.

2. Circuit partitioning breaks up the whole circuit into subsystem blocks which can be analysed independently. A scheduler built on the same line as in logic simulators, order the computation that helps to speed up convergence if G-S relaxation is in use (Sec. A.3.4). As well as ^{it} builds up a link graph structure of the subsystems and allows most naturally to schedule a method to exploit latency and avoid unnecessary computation of subsystems which are inactive in a particular time step. As a matter of fact relaxation methods are ideally suited to exploit the latency (Sec. A.3.5) of the circuit under analysis.
3. Finally the special purpose programs built for specialised applications can avoid overheads (Sec. A.1) incurred by general purpose simulator. ^{The speed plus accuracy} achieved by timing simulators is possible because they punch the scheduling techniques of logic simulators for ordering the computations of subsystem blocks, with the full fledged circuit analysis of conventional simulators applied to the computation of individual subsystem.

1.3 TIME DOMAIN ANALYSIS OF MOS LSI CIRCUITS:

The computation cost for time-domain simulation of large circuits is prohibitive. The cost lies principally in

function evaluations for the Jacobian. Again the whole of the Jacobian (coefficient matrix) must be memory resident if equation solution efficiency is not to be impaired [15]. Despite falling cost of computing memory, this latter factor remains a problem because of the demands in LSI and VLSI to analyse larger and larger circuits. Indeed, the practical limit for analysis at present is probably a circuit of about thousand nodes, but this is much smaller than the current LSI circuits.

Fig. 1.3 shows the speed of analysis vs. circuit size curve for transient analysis of nonlinear circuits with a




Fig. 1.3: Transient analysis time for circuits of increasing size (i.e. no. of unknown variables)

conventional circuit simulator. FORM, which includes time required for discretisation and linearisation, is found to dominate over SOLVE, which is the ^{time for} solution of the set of linear equations, only in case of small circuits (having < 50 nodes). Special purpose simulators have come up to face the problem of transient analysis of large nonlinear circuits which appears so in surmountable with standard circuit simulators.

MOSIMR is such a special purpose simulator designed with following aims and implemented in FORTRAN 10 on a DEC 1090 system.

1.4 AIMS IN DEVELOPING MOSIMR:

Aim here is to develop a special purpose transient analysis program for digital NMOS/LSI circuits. Speed and power dissipation are the most important factors considered for the evaluation of an MOS LSI design. MOSIMR is meant to provide timing waveforms of voltages at nodes of interest and power dissipation in elements of interest, with reasonable accuracy.

Focus is on improving speed of analysis and minimising storage requirement, to make analysis of large circuits with MOSIMR economical.

The program is to compute initial condition based on a full-fledged logic simulation of the given digital circuit.

Hence it can be made useful as a mixed mode simulator that can perform as a logic simulator at $t=0$ and as a timing simulator subsequently.

In the quest for speed, new techniques of dynamic detection of the traveling signal-wave profile are to be envisaged in program implementation, for fuller exploitation of latency. This also makes the program a useful tool as a signal tracer in large circuits.

The program is also meant to be interactive. The course of simulation will be controlled and guided by the user to a large extent.

1.5 THESIS OUTLINE:

The following chapters dealing with the design, implementation and performance evaluation of the NMOS timing simulator, MOSIMR, are organised as follows:

Chapter 2 deals with defining the circuit analysis problem and formulating the theoretical scheme for solution, as followed in MOSIMR. It also mentions the assumptions made to simplify the solution scheme.

Chapter 3 gives the details of program implementation in terms of flow charts and explains the function of each program module. A glossary of variables and arrays used in the program has been appended here to make the flow charts understandable.

Chapter 4 gives the results obtained by analysing a few typical circuit configurations and compares the analysis time and accuracy of the results obtained by MOSIMR with that of the results obtained by the standard general purpose circuit simulator SPICE 2G.

Chapter 5 draws conclusion by pointing out credits and limitations of the program MOSIMR, its various possible applications and finally suggesting scopes of modification for its betterment.

Appendix A is there to clarify some important terms and concepts through definition, brief explanation/derivation and illustrative examples.

Appendix B gives a complete manual for MOSIMR, to help and guide the user in building input data files for the simulator. It also makes the user aware and cautious of all the idiosyncrasies of the program.

CHAPTER 2

THEORETICAL FRAMEWORK OF MOSIMR

2.1 DEFINITION OF THE PROBLEM:

The digital NMOS circuit to be analysed is described in terms of transistors/gates/functional blocks like pass transistor/logic gate/latch. Each of these constitutes an element (Sec. A.2). Interconnection of these elements are the functional nodes (or simply nodes).

An n -node circuit having initial state v_0 is a dynamical system characterised by a set of mixed-implicit algebraic - differential equations of the form

$$F(\dot{y}, y, u) = 0 \quad (2.1a)$$

$$v(0) = v_0 \quad (2.1b)$$

where,

$y(t) \in R^n$ is the vector of unknown variables, namely the n node voltages.

$\dot{y}(t) \in R^n$ is the time derivative of y at time t

$u(t) \in R^r$ is the vector of r input variables at time t

$y_0 \in R^n$ is the vector of initial values of $y(t)$ at time t .

$F: R^n \times R^n \times R^r \rightarrow R^n$ is a continuous function.




Fig. 2.3: General scheme of solution followed in MOSIMR

Thus the problem of time domain analysis of NMOS LSI circuits taken up by MOSIMR boils down to the solution of the dynamic equation (2.1a) with the help of initial conditions of eqn. (2.1b).

The nodal equations for a MOS circuit with n -nodes can be written as follows:

$$C(v,u)\dot{v} = f(v,u) \quad (2.2a)$$

with initial condition

$$v(0) = v_0 \quad (2.2b)$$

where $v \in R^n$ is the vector of all unknown node voltages and v_0 , the given initial values of v .

$u \in R^r$ is the vector of all inputs

$f: R^n \times R^r \rightarrow R^n$ is a continuous function each component of which represents the net sum of currents charging the capacitor at each node due to the conductors and the controlled current sources (MOS devices) connected to the node.

$C: R^n \times R^r \rightarrow R^{n \times n}$ is a symmetric matrix in which $C_{ii}(v,u)$ is the sum of capacitances of all the capacitors connected to node i .

$-C_{ij}(v,u)$; $i \neq j$ is the total capacitance between nodes i and j .

We can rewrite equations (2.2) as follows,

$$C(v,u)\dot{v} - f(v,u) = 0 \quad (2.3a)$$

$$v(0) = v_0 \quad (2.3b)$$

which are of same form as eqns. (2.1) and describe the dynamic system of the NMOS LSI circuit which MOSIMR seeks to analyze.

2.2 ASSUMPTIONS:

i) The circuit is considered to be at steady state at $t = 0$. Hence the initial state v_0 is obtained by a dc solution of the circuit, prior to its time domain analysis.

ii) During computation of $v_i(t)$, except the voltage at node i , all other nodes are considered to be constant.

This assumption has vital implication in terms of floating capacitors and node partitioning.




Fig. 2.1: Replacement of a floating capacitor by equivalent grounded capacitances.

Let us consider the floating capacitor between nodes (1) and (2) in Fig. 2.1a. i_c is the current, sourced by node 1 and sinked by node 2, which flows through the capacitor C .

$$\text{Hence } i_c = C \frac{d}{dt} (V(1) - V(2)) \quad (2.4)$$

When we solve for $V(1)$ we assume $V(2)$ to be constant (equal to V_C say).

So the current charging the node capacitor at node 1 is

$$i_{c1} = C \frac{d}{dt} (V(1) - V_C) = C \frac{dV(1)}{dt}$$

Similarly the node capacitor current at node 2 is

$$i_{c2} = -C \frac{dV(2)}{dt}$$

which is equivalent to having grounded capacitors of value C at nodes 1 and 2 with currents i_{c1} and i_{c2} charging them as shown in Fig. 2.1b.

This simple reduction of floating capacitors into equivalent grounded capacitors helps to reflect floating device capacitances (e.g. C_{gd}) at the input/output nodes of gates as shown in Fig. 2.2 and free the circuit from floating capacitor feedbacks.




Fig. 2.2: Reflecting floating device capacitances at gate input/output nodes.

In the way as shown in Fig. 2.2 all floating capacitances are replaced by equivalent grounded capacitances to diagonalise and decouple eqn. (2.3a) as follows:

$$\begin{aligned}
 \dot{v}_1 &= \frac{1}{C_{11}} f_1(v_1, d_1, u) \\
 \dot{v}_2 &= \frac{1}{C_{22}} f_2(v_2, d_2, u) \\
 &\vdots \quad \vdots \quad \vdots \quad \vdots \quad \vdots \\
 \dot{v}_i &= \frac{1}{C_{ii}} f_i(v_i, d_i, u) \\
 &\vdots \quad \vdots \quad \vdots \quad \vdots \quad \vdots \\
 \dot{v}_n &= \frac{1}{C_{nn}} f_n(v_n, d_n, u)
 \end{aligned} \tag{2.5}$$

Except v_i (the node voltage to be solved from the i th eqn.) in eqns. (2.5) all other node voltages involved in the i th equation are considered constant (by assumption (ii)) and have been included in the vector d_i .

2.2.1 Validity of the Assumptions:

Assumption (i) remains valid for circuits which are in steady state at $t=0$ which means currents through 'on' pass transistors and node capacitor currents must all be zero initially. But any attempt to analyse circuit which is in a transient state will make assumption (i) invalid.

Assumption (ii) becomes clearly invalid if time step of simulation is too large. For its validity an upper bound is imposed on the simulation step size.

2.3 GENERAL SCHEME OF SOLUTION:

The flow diagram in Fig. 2.3 sketches the general scheme followed by MOSIMR in solving eqn. (2.3). As apparent from the flow diagram the scheme is similar to that followed by a noniterative timing simulator (Sec. 1.2.2.1). Relaxation method employed is one of Gauss Seidal iteration at the discretised nonlinear equation level.

But new ideas have been introduced in scheduling selective trace (Sec. A.3.7) based on signal flow to make a fuller exploitation of latency.

The general scheme after it has reached the 3rd stage shown in Fig. 2.3, consists of three major processes namely i) Discretisation ii) Assignment partitioning iii) relaxation process.

2.3.1 Discretisation:

Discretising the i th eqn. in eqns. (2.5) by Backward Euler method,

$$v_i^{t+1} = v_i^t + \frac{h}{C_{ii}} f_i(v_i, d_i, u) \big|_{t+1} \quad (2.6)$$

where $i = 1$ to n and h = time step of integration.

2.3.2 Gauss-Seidel-Newton Method:

This process involves application of Gauss Seidel iteration at the non-linear equation level with an NR iteration nested within each GS iteration.

2.3.2.1 Assignment partitioning:

This is related to a system of simultaneous equations. Each unknown variable is assigned to an equation in which it is involved (Sec. A.3.1). However no two variables are assigned to the same equation thus giving n disjoint independently solvable equations.

Physically this amounts to partitioning the circuit into n independent subsystems each having an unknown node to be evaluated.

From graph theoretic point of view assignment partitioning will be recognised as breaking of the MSC subgraphs to resolve conflicts (Sec. 2.5).

Assignment partitioning of eqn. (2.6) is performed using nonlinear Gauss-Seidel algorithm as follows;

$$v_i^{t+1} = v_i^t + \frac{h}{C_{ii}} f_i(v_i^{t+1}, d_{u_i}^t, d_{l_i}^{t+1}, u^{t+1}) \quad (2.7)$$

where $i = 1$ to n

v_i is the unknown voltage assigned to the i th partitioned subsystem

$$\begin{aligned} d_{l_i} &\subseteq S_{1_i} \\ d_{u_i} &\subseteq S_{2_i} \end{aligned}$$

where S_{2_i} is the set of nodes to be evaluated in time step $t+1$, after node i .

and S_{1_i} is the set of nodes already evaluated in $t+1$, before node i .

S_1 and S_2 depend on the scheduling algorithm that determines the actual sequence in which the equations are solved.

Except v_i all other variables have been included in d_{l_i} and d_{u_i} in eqn. (2.7). These are the decoupling inputs of the i th subsystem (Sec. A.3.1) and by virtue of assumption (ii) in Sec. 2.2 these are considered constant, while v_i is computed from 2.7 in the time step $t+1$.

2.3.2.2 Newton-Raphson (NR) method:

In order to solve v_i^{t+1} from eqn. (2.7) NR method is applied to linearise the nonlinear current function f_i as follows:

From eqn. (2.7) we have

$$F_i(v_i^{t+1}) = v_i^{t+1} - v_i^t - \frac{h}{C_{ii}} f_i(v_i^{t+1}, d_{u_i}^t, d_{l_i}^{t+1}, u_i^{t+1}) \quad (2.8)$$

Hence root of the eqn.

$$F_i(v_i^{t+1}) = 0 \quad (2.9)$$

is the required solution of v_i in time step $t+1$. Now

$$F'_i(v_i^{t+1}) = 1 - \frac{h}{C_{ii}} f'_i(v_i^{t+1}, d_{u_i}^t, d_{l_i}^{t+1}, u^{t+1}) \quad (2.10)$$

where $F'_i(v_i^{t+1})$ is the derivative of F , w.r. to v_i^{t+1}
and f' is the derivative of f , w.r. to v_i^{t+1} .

Hence by N.R. formula

$$F_i(v_i^{t+1})^1 = F_i(v_i^{t+1})^0 + \left\{ (v_i^{t+1})^1 - (v_i^{t+1})^0 \right\} F'_i(v_i^{t+1}) \Big|_{(v_i^{t+1})^0} \quad (2.11)$$

where $(v_i^{t+1})^1$ is the solution

and $(v_i^{t+1})^0$ is the trial value

Taking the previous time step value of v_i as the trial value
and the value of v_i in this time step, as the solution;

$$(v_i^{t+1})^0 = v_i^t \text{ and } (v_i^{t+1})^1 = v_i^{t+1} \quad (2.12)$$

Hence from eqn. (2.11), and (2.12) we have

$$F_i(v_i^{t+1}) = F_i(v_i^t) + (v_i^{t+1} - v_i^t) F'_i(v_i^{t+1}) \Big|_{v_i^t} \quad (2.13)$$

$$\text{Let } \Delta v_i = v_i^{t+1} - v_i^t$$

Then using eqns. (2.8), (2.9) and (2.10) eqn. (2.13) gives

$$\Delta v_i = \frac{f_i(v_i^t, d_{l_i}^{t+1}, d_{u_i}^t, u_i^{t+1})}{(C_{ii}/h) - f'_i(v_i^t, d_{l_i}^{t+1}, d_{u_i}^t, u_i^{t+1})} \quad (2.14)$$

where f_i is a nonlinear function of several node voltages in general and denotes the net current flowing into the node capacitance C_{ii} . f'_i is the dynamic slope of the node capacitance current vs. node voltage and hence denotes output conductance at node i . It is equal to the algebraic sum of the conductances of all devices having output at node i . Equation (2.14) is used by MOSIMR to compute v_i^{t+1} from v_i^t (refer Sec. 2.4).

2.4 VALIDITY OF THE SOLUTION:

Fig. 2.4 shows a simple case where i is the node to be computed with C_{ii} as the corresponding node capacitance and f_i , the capacitor charging current flowing in from the inverter output.

For the solution in eqn. (2.14) obtained by a single iteration of N.R. to be asymptotically correct, f'_i the slope used in eqn. (2.14), must be redefined.




Figure 2.4

In the limit $h \rightarrow 0$ eqn. (2.14) reduces to $\Delta V_i = \frac{hf_i}{C_{ii}}$ which is merely a difference form of eqn. (2.2a).

In the other limit $h \rightarrow \infty$ eqn. (2.14) reduces to

$$\Delta V_i = f_i / f_i' \quad (2.15)$$

Fig. 2.4b shows the V-I characteristics of the load and driver devices of the inverter in Fig. 2.4a. Approximating the driver curve by a line joining the operating point P and the final point F we have f_i linearly varying with V_o with a slope

$$GG = \frac{f_i}{V_p - V_{of}}$$

Redefining f' as GG, in equation (2.15), we get

$$\Delta V_i = V_p - V_{of} \text{ as } h \rightarrow \infty$$

Thus with the new definition of f' asymptotic validity of eqn. (2.14) can be ensured, though large errors in intermediate points can not be avoided. V_{of} is not easily computable hence in MOTIS instead, the line joining the operating point P with the origin (having a static slope S_s in Fig. 2.4b) is used to approximate the driver curve. This incurs greater error in intermediate points and results in some asymptotic error also as it ends up with the final voltage V'_{of} (refer Fig. 2.4b) instead of V_{of} .

MOSIMR on the other hand uses the dynamic slope (S_d in Fig. 2.4b) of the driver curve. This gives less error in intermediate points than the method using static slope and is specially accurate for small values of h . However, it has no asymptotic correctness and may lead to total instability for large h . Therefore for eqn. (2.14) to remain valid, an upper-bound over h has to be imposed.

2.5 NODE PARTITIONING:

Node partitioning as done by Gauss Seidel method in MOSIMR is based on controllability considerations (Sec. A.3.11). In ordinary cases the partitioned subsystem consists of the concerned node and one control edge (Sec. A.3.9) directing to it. Physically this corresponds to a gate with the concerned node as its output node.

MOSIMR does not allow wired connection of outputs and wherever there are more than one controls fanning into a node it is due to presence of pass transistors (as at node N in Fig. 2.5c) producing conflict (Sec. A.3.9.4). MOSIMR resolves such conflicts by forming a fan-in table (A.3.11). A partitioned subsystem centred around such a conflicting node contains the concerned node and all the fan-in elements (A.3.11.1) of that node, which have to be evaluated in order to evaluate the node in a particular time step.

2.5.1 Tackling MSC Subgraphs of Different Kinds (Sec. A.3.9.3):

Figs. 2.5a - 2.5c show the typical cases where digital circuits form MSC subgraphs. In each case MOSIMR resolves the conflict at node N as follows:




Fig. 2.5(a)




Fig. 2.5(b)




Fig. 2.5(c)

In Fig. 2.5a presence of the floating capacitor C_{gd} causes N to depend on a lower order (Sec. A.3.9.3) node $N1$. But in MOSIMR these two nodes are decoupled by removing the floating capacitor C_{gd} and replacing by equivalent grounded capacitors reflected at the input and output. This resolves the conflict in computing N .

In Fig. 2.5b computation of N depends on the lower order node $N1$, due to a feed back. But MOSIMR uses the voltage value of $N1$ of previous time step t to compute N at $t+1$ (Sec. A.3.4). This introduces a minimal error of 1 time step, generally, when using G-S method.

One limitation of MOSIMR will be pointed out in this context. As the scheduling algorithm employed in MOSIMR is unable to distinguish between a forward path and a feedback path, this method of using the previous time step value of the controlling node, when it is still to be evaluated in the present time step, is applied blindly. In Fig. 2.5b for example if inputs are scanned in the order I_1, I_2, I_3 and a change is monitored in I_2 the scheduler conducts a trace through nodes 4, 6, 7 and 8. When come to evaluate 6 i.e. node N at $t+1$ it is found to depend on nodes 4, 8 and 5. Of the three controlling nodes both 8 and 5 are unevaluated at $t+1$. Of these two 8 can not be evaluated unless 6 is

computed. However, 5 can be computed independent of 6 as it does not belong to a feedback path. It is therefore physically possible to compute node 5 at $t+1$ before 6 is evaluated. But as the scheduler in MOSIMR is unable to tell between a feedback path (such as node 8 in Fig. 2.5b) and a normal forward path (node 5 in Fig. 2.5b) both nodes are treated equally by taking their previous time step values to compute 6, thus incurring further timing errors.

In Fig. 2.5c node N depends on the lower order node N1 if the bidirectional switch (the pass transistor) is 'on'. The ensuing conflict is resolved by MOSIMR during node partitioning process. The partitioned subsystem assigned to evaluate N includes the inverter as well as the pass transistor (with node N1) as fan-in elements (sec. A.3.11).

2.6 NETWORK ORDERING:

Node computation ordering is based on observability relations of nodes (Sec. A.3.9). This relationship is built in the program MOSIMR in form of fan-out table or linked element list [19] from the circuit description (Sec. 3.2). A selective trace is conducted through the circuit along the signal flow paths with the help of a scheduler. This way inactive/latent parts of the circuit are excluded from analysis.

The node computation sequence is determined by a circular queue [19] which acts as a scheduler (Sec. A.3.8) in MOSIMR. It can be visualised as service queue in which the 'front' pointer directs towards the node partition(s) to be serviced presently. 'Rear', is where the pointer to the subsystem affected by the computation of the current node is pushed in. Between the front and rear pointers the subsystems remain lined up in the queue to get serviced in the 'first come first served' basis.

Need for efficient utilisation of memory space has prompted the use of a circular queue in place of a linear queue. As more and more nodes/elements get serviced the front pointer in Fig. 2.6 move down, leaving behind a space




Fig. 2.6: The circular scheduler queue

that can be used (shown dotted in Fig. 2.6). So when the rear pointer reaches the fictitious end (end of the linear array simulating the queue) the queue is wrapped round to

store further elements which line up to get serviced in the space left behind by the progressing front pointer. If under this circumstance the rear pointer tends to overtake the front pointer the queue is recognised to be full and circuit simulation is terminated.

The circuit subsystems are visited in the order directed by the scheduler and evaluated. This is called a circuit trace. The trace comes to an end when there is no element left to be serviced in the queue (i.e. when the queue is empty with the front pointer tending to overtake rear pointer).

2.7 SIMULATION STEP:

The entire time domain analysis is broken up into a number of simulation steps upon discretisation. In each step all the starting nodes are scanned and updated. If any such node is found varying it is followed up by a trace directed by the scheduler along the signal flow paths. Coming to the end of trace (indicated by Q empty) next starting node is taken up. When all the starting nodes have been monitored and corresponding traces performed, the analysis is advanced to the next time step.

The time step of simulation h , is kept as an user adjustable parameter, chiefly determined by the node capacitance

value. Due to the constraint put on h in Sec. 2.4 and Sec. 2.2.1, h must be chosen small enough to, keep C_{ii}/h ratio sufficiently large. The best value of time step found for MOSIMR and kept as default value is 0.1 nsec. when the node capacitances are of the usual order of 0.1 pF.

The main aim in developing MOSIMR is improvement of speed of analysis with minimal storage requirement. However if accuracy is jeopardised in the process, one way to trade accuracy with speed etc. will be adjusting h to an even smaller value.

2.8 INITIALISATION:

Solution scheme in MOSIMR being noniterative the analysis cannot start with a guessed initial state. Rather an accurate initial state calculation is done based on a preliminary logic simulation of the digital circuit.

The circuit is assumed to be initially at steady state and the initial state computation involves evaluation of all internal and external node voltages, device currents and power dissipation under quiescent condition.

2.9 DEVICE MODELS USED IN MOSIMR:

As pointed out in Sec. 2.5 in order to compute a node all the elements included in the subsystem (i.e. elements which fan-in at the concerned node) have to be evaluated for

the current time step. MOSIMR uses equational model for the devices constituting the elements. This avoids the immense space requirement of tabular models [10] but tends to increase computation time. In MOSIMR however very simple three terminal model (Fig. 2.7) is used to represent an NMOS transistor.




Fig. 2.7: The simple model used in MOSIMR to represent an NMOS device.

The controlled current source I_{ds} (drain current of the device) is modeled by the simple equations

$$\text{for } V_{GS} \leq V_T; I_{ds} = 0 \quad (2.16a)$$

$$\text{for } V_{GS} > V_T; I_{ds} = \frac{\mu \epsilon_{ox}}{t_{ox}} \frac{\omega}{L} [(V_{GS} - V_T)V_{DS} - V_{DS}^2/2] \quad (2.16b)$$

when $V_{DS} < V_{GS} - V_T$

and

$$I_{ds} = \frac{1}{2} \frac{\mu \epsilon_{ox}}{t_{ox}} \frac{\omega}{L} (V_{GS} - V_T)^2 \quad (2.16c)$$

when $V_{DS} \geq V_{GS} - V_T$

where, μ = surface mobility of electrons

ϵ_{ox} = dielectric constant of oxide

t_{ox} = thickness of oxide

w = width of channel


L = length of channel

V_T = threshold voltage

The simple model helps to cut down computation time, during evaluation of an element. Back gate bias effect and channel length modulation effect have not been modeled. These however do not affect the result too adversely.

2.10 SIGNAL-WAVE PROFILE DETECTION IN MOSIMR:


2.10.1 Signal flow Patterns in Large Circuits:



Signal-wave profile monotonically decreasing

Case - when a steady input starts to change uniformly.


Fig. 2.8a



Signal - wave profile monotonically increasing

Case - when a varying input ceases to change and becomes steady.


Fig. 2.8b



First monotonically decreasing then monotonically increasing

Case - when an input first varying ceases to change and then starts to vary again, sending a trough P travelling through the length of the circuit.


Fig. 2.8c



Signal-wave profile first monotonically increasing then monotonically decreasing.

Case - when a steady input starts varying and then again ceases to change, sending a crest P traveling through the circuit.

Fig. 2.8d



Two signal-wave profiles originated by two inputs overlapping in the common portion of signal flow path.

Fig. 2.8e

2.10.2 Latency on a Signal Flow Path:

Like majority of physical systems MOS/LSI circuits demonstrate a low pass characteristic by taking a finite time to respond to any perturbation. Perturbations in the form of signals (i.e. varying voltage levels) travel with a speed dependent on propagation delay of devices in MOS/LSI circuits. This amounts to saying that even a node that falls on the signal flow path, as found from the link-graph, (Sec. A.3.9.5) may remain latent in a particular time step if the corresponding signal wave profile does not encompass that node. This may happen in either of the two cases - i) The wave has already crossed the node, else ii) the wave is still to arrive at the node. In any case the active nodes on the signal flow path are those encompassed by the wave profile. In addition to selective trace MOSIMR is capable of finding in any time step the start and end points of the propagating signal-wave profile and hence can detect the active nodes on the signal flow path which are to be computed. Thus within a selected path again MOSIMR analyses only those nodes which are active and makes a fuller exploitation of latency.

2.10.3 Start and End Point Detection of a Signal Wave Profile:

Figs. 2.8a - 2.8e show the typical signal-wave^{profiles} where

Δ = change in voltage, l = length of the circuit on signal

flow path . Evidently $l=0$ is the point of application of input. The actual algorithm followed for dynamic detection of beginning and end points of a wave profile can be found in Sec. 3.5.3 and it involves a node constancy/variation flag table IFL which at the end of a time step contains the information whether a node N has remained constant

$$\begin{aligned} &, \text{IFL}(N) = 0 , \quad \text{or has changed,} \\ &\text{IFL}(N) = 1 . \end{aligned}$$

A change in node voltage level is recognised only when $\Delta \geq \epsilon$
where ϵ = tolerance (Fig. 2.8a)

In addition to time step h , ϵ is another variable parameter in MOSIMR which can be adjusted by the user to trade accuracy with speed. $\epsilon = .01$ mV gives accuracy comparable to a full-fledged circuit simulator like SPICE.

The wave characteristic of signal flow will be prominent in very large circuits such as MOS/LSI. MOSIMR which is designed to take advantage of this feature and make fuller exploitation of latency, thus becomes very suitable for the simulation of large NMOS LSI's.

CHAPTER 3

PROGRAM IMPLEMENTATION DETAILS

In this chapter each aspect of macromodeling, circuit description, subcircuit expansion, linked list structuring, partitioning, ordering, logic and voltage level initialisations, timing analysis and outputting will be taken up, revealing how these have been implemented in the program MOSIMR.

The program, written in FORTRAN 10 (the language supported by the Fortran compiler of DEC 10) is of length approximately 3200 lines. It has been tested extensively on DEC 1090 with different NMOS digital circuit structures of small and medium size.

3.1 SKELETAL STRUCTURE OF THE PROGRAM:

The program is divided into 6 functional modules as follows:

1. Circuit description
2. Initialisation
3. Input
4. Analysis
5. Output
6. Control

Table 3.1 gives the names of main and accompanying subprograms and their respective functions. The following sections take up the program modules one by one and elaborate their implementation with the help of flow charts.

3.2 CIRCUIT DESCRIPTION MODULE:

The circuit description module is chiefly concerned with reading-in the linked subcircuit and linked main circuit descriptions (Fig. 3.2), expansion of subcircuits and their linking with the main circuit environment (Fig. 3.3 and Fig. 3.4) and node partitioning by fan-in/fan-out table construction (Fig. 3.5).

3.2.1 Reading-in Circuit Descriptions:

The circuit description by the user is in terms of circuit macromodels, defined as 'elements' in MOSIMR, in a fixed format specified in user's manual (Appendix B). An element can be a logic gate (e.g. inverter, two-input NAND and NOR gates etc.), a functional block (e.g. a latch) or simply a pass transistor. New functional blocks can be defined by the user as subcircuits.

In main circuit description an element is specified by its name, number, input/output nodes, the name and number of the next brother element at each input node and the name(s)

and number(s) of the successor element(s) at the output node(s) (exact format given in Appendix B). Specifications for an element of type K and number N are stored in Nth row of the table meant for K, as element record. Any main circuit element having a link with a subcircuit at node N is marked correspondingly with an 'L' in the specification. Name and number of such an element are kept stored in row N of LINK table for future reference during linking of subcircuit with main circuit.

The subcircuit description is analogous to that of main circuit. Only here all node and element numberings are local, and global linkages with the main circuit are missing. All these therefore need processing during subcircuit expansion before final element records can be obtained. Hence the circuit description module upon reading-in the subcircuit description, stores specifications of each element, along with its name and number, in each row of work area (i.e. IWKAR Table), temporarily. The pointers to the zone in IWKAR (i.e. the IWKAR address where the description starts and the IWKAR address where the description ends), where the description of a subcircuit is recorded, along with the corresponding subcircuit name, are stored in a row of the pointer-table IPTR.

3.2.2 Subcircuit Expansion and Global Linking:

While reading the input data when a subcircuit call is encountered, the IPTR table is searched with the subcircuit name as key, to obtain the pointers to the zone in INKAR where the subcircuit description can be found. Then element records are fetched from the zone, processed and finally stored in appropriate element tables, sequentially,

The processing involves

- 1) offsetting local element nos. with the help of MEL (refer Table 3.2).
- 2) offsetting the local internal node nos. with the help of MAXNOD (refer Table 3.2)
- 3) Replacing dummy external nodes of the subcircuit with corresponding actual nodes provided by the user.
- 4) Setting up links with the main circuit environment with the help of LINK table.

Processing 1-3 are elaborated in Fig. 3.3. As the subcircuit is expanded and new elements and nodes add up to main circuit, the element count vector MEL and node count variable MAXNOD are updated.

Processing 4, which involves linking of the subcircuit with the main circuit, can be of three types.

The subcircuit element fetched from temporary store in INKAR and the main circuit element kept recorded in row N of LINK table are to be linked at node N. The possibilities are:

- i) The main circuit element becomes the successor (Succ.) of the fetched elem.
- ii) The fetched element becomes the succ. of the main circuit element.

In this case any future linking at node N would be with the presently fetched element. Hence the present entry in row N of LINK Table has to be replaced with the name and number of currently fetched subcircuit element.

- iii) The fetched and main circuit element can be related as brothers at the common input node N.

The direction of next brother linking is decided as follows -

- a) When the signal flows from the main circuit to the subcircuit, the fetched element is appended as next - brother (NB) at the end of the ^{chain} NB of the main circuit element in LINK table.
- b) Otherwise the main circuit element is appended as NB at the end of the NB chain of the fetched element.

Since in this latter case the fetched element becomes the leading element (Sec. A.3.6) of the overall NB-chain at node N, any future linking at N will have to refer to it. Hence present entry in row N of LINK table is replaced by the currently fetched subcircuit element.

All the possibilities (i) to (iii) are envisaged in Fig. 3.4 and record of each linked and processed subcircuit element is finally stored in appropriate element tables.

The end result is a linked list structure stored in the element tables, with each element record holding a pointer (corresponding to each input/output node) to its NB/succ. element.

3.2.3 Node Partitioning:

The node partitioning algorithm by fan-in table construction has been elaborated in Fig. 3.5a, 3.5b. The wired logic connection which involves joining of two or more gate outputs is not supported by MOSIMR. In fact tying up of two or more drain/source nodes is treated as a conflict (Figs. 3.1a, 3.1c, 3.1d, 3.1e) and is inadmissible except in cases shown in Figs. 3.1c-3.1e involving pass transistors. Here node N has, as opposed to ordinary case (Fig. 3.1b), more than one element controlling (Sec. A.3.9) it. Such

multiple controllability over N is resolved by building a partitioned subsystem that consists of all the elements that fan-in at N. (Sec.A.3.11.1). To compute N it is necessary to evaluate all the elements in the partition assigned to node N.

In MOSIMR the work space IMKAR which becomes free after the expansion of all subcircuits, is used to store the fan-in as well as fan-out table for each of the conflicting nodes. As the only allowable conflict in MOSIMR is associated with D/S node(s) of pass transistors the node partitioning algorithm in the circuit description module takes up each pass transistor and explores the source node 'N' for a possible conflict. IFAN (N,3) stores the number of predecessors, as obtained from circuit description, at node N(refer Table 3.2). If at the explored source node the number of predecessors is > 1 a conflict is found to exist. The pulled end (considered as the drain terminal) of the pass transistor as shown in Fig. 3.1c is always in conflict. The multiple controls (Sec. A.3.9) over these conflicting nodes are then tabulated in the 6th and 7th column of IMKAR by storing the names and numbers of the elements fanning-in (Sec. A.3.11.1) at N (the node of conflict). Along side, the fan-out elements





Fig. 3.1a: The inadmissible wired connection of gate outputs.

Fig. 3.1b: Ordinary case with no conflict.

Fig. 3.1c: Gate output connected to D/S terminal of pass trans.




Fig. 3.1d: Bank of pass transistors used as demultiplexer




Fig. 3.1e: Bank of pass transistors used as multiplexer.

(Sec. A.3.11.2) at N are also stored in the 8th and 9th columns of work area. Finally the pointer to fan-in / fan-out table location in the work area for a particular node N is stored in $LINK(N,3)$ for future reference.

Construction of the fan-in table achieves node partitioning in the given circuit. The node plus its fan-in elements form a partitioned subsystem.

3.3 INITIALISATION MODULE:

Initialisation of the given circuit is performed in two sweeps. The first sweep carries out a full fledged logic simulation to determine the logic states of all the circuit nodes.

The second sweep takes up each element and computes its output node voltage(s) and internal node voltages and device currents and the quiescent element-power dissipation based on the input logic states.

3.3.1 Logic Simulation:

The nodes are initiated with a don't know state '2'. The user is required to specify the logic state of each input and the internal bistable elements. Starting a circuit trace from each of these nodes of known logic states, elements are visited in the order directed by the linked list, and their output logic states, computed.

The first three columns of IWKAR wrapped around form a circular queue to schedule the servicing of elements (Sec. 2.6) and conduct an initialisation trace. As the

logic state of a node N is determined, the leading number (Sec. A.3.6) of the chain of elements observing that node (Sec. A.3.9), is entered at the rear of the service queue to carry on the trace to the next logic level. On the other hand if the gate output remains undetermined after servicing or is found to be already determined, further trace is terminated by not making any entry to the service Q. Naturally to determine the output logic state of the element currently being serviced (in that, the front of the queue or any of its next brothers) either one or many of its inputs should have a dominant logic state (i.e. 1 for NOR gates, 0 for NAND gates), or else logic states of all the input nodes should be known. The initial logic simulation has been detailed in Figs. 3.6, 3.7.

Finally some floating nodes may remain (such as output node of an off pass trans.) which are now visited and the user is asked to specify initial logic states for these, to his liking. As each floating node is specified, a trace is conducted from that node to initialise the subsequent levels (if these are undetermined). Fig. 3.8 gives the details of floating node initialisation scheme.

3.3.2 Node Voltage and Device Current Initialisation:

At the end of logic simulation the user is asked to specify a number of NMOS device parameters, interactively

through the TTY. These include threshold voltage (V_T), surface mobility of electrons (μ), thickness of oxide (t_{ox}), dielectric constant of the oxide (ϵ_{ox}), W/L ratio of load and driver transistor etc. Any parameter that remains unspecified by the user is assigned a default value by the program. With the help of these parameters intrinsic transconductance β is calculated for the enhancement mode driver device, the depletion mode load device and the pass transistor.

Finally based on the known input logic states the simple drain current equations (2.16) are solved to get device currents, internal and output node voltages, and power dissipation in the element under quiescent condition. Following assumptions are made during solution of the initial element state:

i) Input logic state	Corresponding voltage level.
1	$V_{DD} = 5V$
3	$V_{DD} - V_T = 4V$
0	$< V_T$

ii) Circuit is initially at steady state, implying zero current flow through 'on' pass trans. and node capacitances.

- iii) The saturation current CL_S (computed from the device parameters) flows through the load transistor under steady state when the gate is 'on'. The drain currents are zero when the gate is 'off'.
- iv) An 'off' pass transistor has zero subthreshold leakage-current.

The actual voltage level for logic low (assumed $< V_T$) has no influence on restoring logic elements. However in a steering logic element like a pass transistor, the drain and source voltages track each other if the element is 'on'. If the input voltage, in such a case, is not known during evaluation of the pass transistor, the output voltage remains unevaluated. This may happen if the input logic is '0' and its voltage is not yet computed. MOSIMR assumes a default 0.5V for the output, in such cases. But this approximation causes some error in the voltage initialisation (Sec. 5.2).

3.4 INPUT MODULE:

The inputs can be either externally defined (EXDEF) or internally generated (INGEN). EXDEF inputs can be any arbitrary waveforms, values for which are tabulated for every time step over the entire simulation period. This table of externally defined inputs is provided by the user as input data to the program.

An INGEN input on the other hand is a regular input such as i) a continuous 1 phase/2 phase non-overlapping clock waveform. ii) A rising/falling edge iii) A positive/negative pulse or simply a iv) constant logic low/high level. These are inputs useful in digital circuits and are internally generated by MOSIMR based on user given specifications. The specifications include i) Rise/fall time ii) High/low period of a pulse etc. and are accepted from the user in the input module as illustrated in Fig. 3.10.

3.5 ANALYSIS MODULE:

After computation of the initial state the linked and partitioned circuit is subjected to the specified input signals and its time domain response is analysed. The analysis module which follows after the input module does this task by conducting a selective trace along the signal path and computing only the active node partitions.

3.5.1 Selective Trace:

The same circular service queue implemented on IWKAR and utilised by initialisation trace, becomes the mainstay of analysis trace as well. An analysis trace is initiated by a change in the external input which perturb the system that is at steady state to start with. In each simulation step the external inputs are scanned and updated. Any change in

any input at node N greater than a preset limit ϵ , is recognised as a signal which will affect the elements observing (Sec. A.3.9) N. These are the elements obtained as succ. (or its next brothers) at N or as an entry in the fan-out table for node N. The leading element (Sec. A.3.6) of these is entered at the rear of the scheduler queue. This way the partitioned subsystems are ordered on the basis of observation (sec. A.3.9) by the scheduler, as each node is computed. Figs. 3.11 - 3.13 show the scheduling algorithm in detail.

3.5.2 Computation of a Node Partition:

'Front' of the scheduler queue points at the element being currently serviced.

Servicing an element actually involves finding the contribution by the element in the present time step to the voltage(s) at its output node(s), N. The contribution is computed by solving the eqn. (2.14). Using current values of the decoupling inputs (Sec. 2.3.2.1) (recognise this as the Gauss Seidel method), each element in the partitioned subsystem is evaluated (which involves updating of its device currents, internal node voltages and power dissipation stored in the real element table) and its contribution to node N, found out. Accumulating the contributions by all

elements which have control (Sec. A.3.9) over N, the node is updated for the current time step. For a node of conflict (Sec. 3.2.3) the elements included in the subsystem, are listed against the node in fan-in table. Figs. 3.14 and 3.15 give the details of node voltage updating in a partitioned subsystem with individual element evaluation.

3.5.3 Signal Wave Profile Detection:

This has been elaborated in Figs. 3.12, 3.13. In essence it is based upon the following points:

- i) NCON is a flag storing the information whether the currently computed node was constant in the previous time step.

IFL (NODE) is the constancy flag of the currently computed node in the present time step.

IFL(N) is the constancy flag of the starting node N from where the analysis trace has originated.

- ii) Let VOUT be the evaluated value in this time step and VNODE (NODE) the previous time step value of the voltage at node 'NODE'. Then,

$$\Delta = \text{ABS}(VOUT - VNODE (NODE))$$

is the change in voltage at NODE in this time step.

If $\Delta \geq \epsilon$ recognise it as a signal at NODE

$\Delta < \epsilon$ recognise it as no signal at NODE

Based on this simple premise the analysis trace detects the starting and finishing points of a traveling signal wave in each time step. While conducting the analysis trace, upon evaluating each node on the signal flow path, Δ is checked against ϵ , a preset limit.

If $\Delta \geq \epsilon$ the flag IFL(N) is checked and if it shows that the starting point of the current analysis trace is constant, in the present time step, at once the current node 'NODE' is recognised as the new starting point of the signal wave. Further progress of current trace is stopped and the name and no. of the predecessor element on the trace path at 'NODE' is stored in IWKAR (NODE,10) - IWKAR (NODE,11) to mark the starting point of fresh traces in the current and subsequent time steps. This way the analysis of leading part of a signal flow path, which is found inactive, can be skipped (refer Fig. 2.8b).

In a similar fashion end of the signal wave can be detected when $\Delta < \epsilon$ (with starting node 'N' of the trace not constant) and rest of the trace, beyond the signal wave profile, being redundant, is abandoned (refer Fig. 2.8a).

This simple scheme of signal wave profile detection, incorporated in MOSIMR, is useful in exploiting latency of very large circuits, where only a fraction of nodes/elements

remain encompassed by the propagating signal wave profile, at a given instant of time, on a signal flow path.

3.6 OUTPUT MODULE:

Before the start of timing analysis the time step and simulation period are specified by the user in nano-seconds. The time step DELTA ($0 < \text{DELTA} \leq 1 \text{ n-sec}$) is the one used in analysis for discretisation (by B.E. integration), whereas the printing/plotting step is computed in the output module as shown in Fig. 3.17. It is kept roughly around 1 nsec. for all choices of DELTA.

At each printing/plotting step, the current value of the requested node voltages and element powers, obtained from VNODE and real element tables (refer Table 3.2) are printed and/or plotted against current simulation time. The user can ask for at most ten node voltages and ten element powers to be outputted this way.

Total power, if requested for, is calculated and printed/plotted similarly. The total run time required by the job is printed at the end of the output file.

3.7 CONTROL MODULE:

At the end of simulation period the control module interacts with the user, offering him the options to i) CONTINUE

ii) STOP or to iii) PRESTART further simulation. Thus user is allowed to steer the future course of the simulator (Fig. 3.17). In case of CONTINUE'ing, the user is asked to specify the new simulation period (he is also allowed to specify inputs (not all) for the new simulation period). The present state of the circuit is preserved, and further analysis is continued from this state, as control is returned to the beginning of analysis trace.

In the case of RESTART'ing, the control is returned to the beginning of Initialisation module. Present state of the circuit is destroyed and analysis starts by reinitialising the circuit, performing a logic simulation.

Table 3.1:

Main program MOSIMR uses following subprograms to implement the 6 functional modules.

<u>Name of the subprogram</u>	<u>Functions performed</u>
SUB1 SUB2 SUB3 SUB4	Circuit description module.
LINIT ITRACE LEVAL	Logic initialisation
VINIT	voltage/current initialisation
INSPEC INGEN	Input module
ATRACE NEVAL SBRIN ELEVAL	Analysis module
PLOT	Output module

N.B.: The control module is included within the main program itself.

Table 3.2: A glossary of arrays and variables used for structuring data in MOSIAR.

Name of array/ variable	Dimensions	Functions
IP	1	Head pointer. Useful in diagnostic messages to locate error in input data.
IMKAR	100 x 18	<p>Work Area. i) Temporarily stores sub-circuit descriptions (before the subckts. are expanded) - Circuit Description module.</p> <p>ii) Used as a circular queue while conducting logic initialisation trace - Initialisation module.</p> <p>iii) Holds the specifications for the Ith input in IMKAR (I,13)- IMKAR(I,17) - Input module.</p> <p>iv) a) IMKAR(I,1)- IMKAR(I,3) used as a circular queue to conduct Analysis trace.</p> <p>b) IMKAR(I,6) - IMKAR(I,9) - holds fan-in/fan-out table for appropriate nodes.</p> <p>c) IMKAR (I,10) - IMKAR(I,11) stores the name and no. of the predec. elem. at node I for starting a trace from the internal starting point I.</p>

Name of array/ variable	Dimensions	Functions
		<p>iii) LINK(I,3) holds the pointer to the LINK row from where onwards fan-in/fan-out table is kept stored for node I. - Circuit Description module.</p>
IPTR	10 x 3	<p>Pointer table. i) Pointer to the stored description of each subckt. IPTR(I,1) - stores subckt. name IPTR(I,2) - holds the LINK address from where the description begins. IPTR(I,3) - holds the LINK address where the subckt. description ends. No. of subckts. that can be described should be < no. of rows of IPTR i.e. < 10 - Circuit Description module.</p>
MEL	10	<p>Element Count. MEL(I) stores the no. of elements of type I, present in the circuit.</p>
MAXNOD	1	<p>Node Count. No. of global nodes present in the circuit.</p>
IFAN	100x3	<p>Predecessor table. Stores the predecessor element type and no., for each node . IFAN(I,1) - stores elem. type of the leading predec. element</p>

contd...

Name of array/ variable	Dimensions	Functions
		<p>IFAN(I,2) - Elem. no. of the leading predec. elem.</p> <p>IFAN(I,3) - stores the no. of predecessor elements present at node I. - Circuit Description module.</p>
EXTERN	9 x 3	External link. This contains in each row a dummy node no. and the name and no. of the subckt. elem. which has external conne- ction with the main ckt. at the dummy node.
EXTNOD	9	This stores the actual nodes which replace the dummy nodes of the called subckt.
VNODE	100	Node voltage vector. VNODE(I) stores the voltage of node I in the current simulation step.
CAP	100	Node capacitance vector: CAP(I) - stores the equivalent (device + stray) capacitance at node I, with respect to ground.
INVER etc.	50x6	Element table. Each row of an element table contains an element record. For example element record of the Ith inverter is as follows:

contd...

Name of array/ variable	Dimensions	Functions
		<p>INVER(I,1) - stores the input node no.</p> <p>INVER(I,2) - stores the output node no.</p> <p>INVER(I,3) - INVER(I,4) - store the name and no. of the next brother element at the input node.</p> <p>INVER(I,5) - INVER(I,6) - store the name and no. of the succ. element at the output node.</p>
REINV etc.50 x 3		<p>Real element table. This contains the real records of elements. For example record for the Ith inverter is stored as follows:</p> <p>REINV(I,1) - stores the load transistor current in the present simulation step.</p> <p>REINV(I,2) - stores the driver transistor current in the present simulation step.</p> <p>REINV(I,3) - stores the power dissipation by the inverter in the current simulation step.</p>
IFL	100	<p>Node constancy flag.</p> <p>IFL(I) = 0, when node I remains constant in the present time step.</p> <p>contd..</p>

Name of array/ variable	Dimensions	Functions
<hr/>		
		IFL(I) = 1, when node I varies in the present time step.
IB or NB	4	Temporary storage vector. These temporary storages are used to pass successor or next brother elements into Initialisation/ Analysis trace routines during scheduling.
NSTEP and NPER	1	NSTEP - simulation step counter NPER - stores the specified period of simulation.

The following arrays and variables are used in NEVAL and ELEVAL routines which are respectively involved in evaluating a node and evaluating an element.

NOUT	2	NOUT(1) and NOUT(2) store the two possible output nodes of the element being computed in ELEVAL routine.
NODOUT	2	NODOUT(1) and NODOUT(2) contain the two possible output nodes of an element on signal flow path. These are evaluated by the NEVAL routine.
VOUT	2	The temporary store of the new voltage at NODOUT(1), after the node has been updated by the NEVAL routine, for the current time step.

contd...

Name of array/ variable	Dimensions	Functions
IEFL	2	<p>Evaluation flag.</p> <p>IEFL(I)=1 if NOUT(I) is already evaluated in the present time step.</p> <p>IEFL(I) = 0 if NOUT (I) is still not evaluated in the present time step.</p>
CUMULC	2	<p>Cumulative capacitor current.</p> <p>CUMULC(I) cumulatively stores the contribution of each fan-in element towards the node capacitor at output node NODOUT(I). Finally it holds the net capacitor current charging the node NODOUT(I), when all fan-in elements at NODOUT(I) have been evaluated.</p>
DELC	2	<p>Element contribution to capacitor current</p> <p>DELC(I) holds the contribution of the element, being evaluated by ELEVEL, towards the capacitor charging current at node, NODOUT(I).</p>

contd...

Name of array/ variable	Dimensions	Functions
CUMULG	2	Cumulative output conductance. CUMULG(I) cumulatively stores the contribution of each evaluated fan-in element towards the output conductance at node NODOUT(I).
DELG	2	Element contribution to the output conductance. DELG(I) holds the contribution of the element being evaluated by ELEVAl, towards the conductance at node NODOUT(I).




Fig. 3.2(a)

Segment of the input module that reads-in subekt. data and stores in INKAR table.




Fig. 3.2(b)

Segment of the input module that reads-in main circuit description and stores in appropriate elem./input tables as elem./input records.






Fig. 3.3: Catering a subckt. call by expanding a local subckt. in global main ckt. environment.



LINKING OF SUBCKT. WITH MAIN CKT. ENVIRONMENT

Fig. 3.4



FAN-IN / FAN-OUT TABLE CONSTRUCTION FOR NODE N1

FIG. 3.5a




Fig. 3.5b: Fan-in/fan-out table for node N2 (contd..)




Fig. 3.6: Initialisation of the logic analysis phase




Fig. 3.7: Logic analysis trace conducted by the routine ITRACE.




Fig. 3.8: Logic Initiali-
sation of floating nodes





Fig. 3.9: Node voltage and device current initialisation and computation of capacitance contribution by gates at input/output nodes.



OUTPUT REQUESTS, SIGNAL INPUT SPECIFICATIONS, SIMULATION TIME STEP ADVANCEMENT AND INPUT GENERATION FOR PRESENT TIME STEP FIG. 3.10





Fig. 3.11: Flow chart of analysis trace routine.



SEGMENT OF ATRACE ROUTINE INVOLVED IN DETECTION OF SIGNAL WAVE PROFILE FIG. 3.12





Fig. 3.13: Flow chart of ATRACE routine (contd.)



FLOW CHART OF NEVAL ROUTINE

Fig. 3.14






Fig. 3.15: Flow chart of ELEVAL routine



ANALYSIS TRACE
CONDUCTED FROM AN
INTERNAL STARTING NODE

Fig. 3.16




Fig. 3.17: Flow chart of output and control modules at the end of Analysis module.

CHAPTER 4

RESULTS

Different small and medium sized NMOS circuits have been analysed and the results compiled in this chapter. Comparison with results obtained by SPICE 2G shows relative improvement in simulation time, with increasing circuit size. The inaccuracies incurred by MOSIMR have also been made apparent by checking against the SPICE results.

In the voltage/power plots the points are joined with pencil for the monitored waveforms. The peaks (or humps) are marked with P's (red ink) and dips (or depressions) are marked with D's (green ink), showing their respective timings. Voltage levels of interest (such as final value reached or the tip of a hump etc.) are demarcated with blue lines. Finally any range of time/period, of interest (such as rise/fall time of an edge, an oscillation period or a pulse width etc.) are marked with black lines.

4.1 TWO PHASE DYNAMIC SHIFT REGISTER CELL:

This is a typical example of a dynamic circuit, driven by clock. With no provision for subthreshold conduction of 'off' pass transistors, MOSIMR can not figure out the true performance of such a dynamic circuit for slow clocking. So

we apply here fast clock and rapidly changing input to check the performance over 50 nsec., which is much less than the usual period of refreshing (\sim msec.).

The voltage at node 3 follows the rising edge at 1 with a lag, to reach the final value $\sim 3.75V$. This causes the inverter output to fall at node 4. The rise time of node 3 is 13 nsec. and fall time of node 4 is 10 nsec. When phase 2 of the clock at node 5 rises, pass transistor 2 turns 'on', tending to equalise the drain, source potentials by redistributing the charges on the two node capacitances. By initial state assignment the floating source node 6 is at logic low (i.e. 0.5V in MOSIMR and 0 V in SPICE) while the drain node 4 is at $\sim .8V$. Hence the driven end 4 is pulled down momentarily by the floating end (which is at a lower potential) when the clock input at node 5 rises, to produce a depression at D.

Comparing Figs. 4.1c and 4.1e the timings and voltage obtained by MOSIMR are found to be in agreement with that obtained by SPICE. The element power dissipation as calculated by MOSIMR over the simulation period have been printed and plotted for INVERTER 1 in table 4.1 and Fig. 4.1d. A sharp rise in power dissipation occurs between 4 nsec. and 10 nsec. as the ^{inverter output makes a} transition from high to low in this period.

For analysing this circuit (with 6 trans.) ratio of time taken by SPICE : time taken by MOSIMR = 4.79

4.2 NAND LATCH:

This is a typical example of a tightly coupled feed back circuit yielding a bistable element.

Initially node 3 is assigned 'low' and node 4 'high' (i.e. reset state). A low going pulse is applied at the input node 1 while node 2 is held constant 'high'. As the flip flop sets, outputs 3 and 4 are monitored and the waveforms roughly agree with that obtained by SPICE. The dip D occurring in V(3) at 31 nsec. and a corresponding peak P in V(4) (the peak is missing in SPICE plots because of voltage scale cramping) are caused by the rising transition of the pulse V(1). Fig. 4.2d shows the total power dissipated by the Latch plotted against time. The power peaks at P_1 and P_2 occur when both the NAND gates conduct under transient condition. The quiescent power dissipation of 0.276 mw computed by MOSIMR, exactly coincides with that computed by SPICE (refer listing 4.2).

For analysing the Latch (a circuit with 6 trans.) the ratio of time taken by SPICE : time taken by MOSIMR = 4.08.

4.3 MOS RING OSCILLATOR:

This is a typical example of a circuit with a global feedback to yield an analog oscillator out of digital gates.

The oscillation is triggered by a falling edge at input 1 and the waveform at the feedback node, 4 is monitored.

The peaks and troughs of the periodic waveform at node 4 are 4.4V and 0.78V respectively in both MOSIMR and SPICE plots (Figs. 4.3c and 4.3e). However, the period of the waveform obtained by SPICE is ~ 4.8 nsec. while that obtained by MOSIMR is ~ 5.7 nsec. The discrepancy is due to the timing error, unavoidable in such nonunidirectional circuits (Sec. A.3.4). The timing error can accumulate over the period of simulation and result in considerable deviations as clearly shown in Figs. 4.3c and 4.3e. The MOSIMR plot completely misses the trough D_2 obtained by SPICE due to timing error of 1.5 nsec. cumulated over the simulation period of 15 nsec.

The waveform $V(4)$ is near sinusoidal but with a slightly slower rise and sharper fall, caused by slow pull up through a load transistor of higher resistance and faster pull down through the low resistance driver transistor in inverter 2.

Power plot in Fig. 4.3d exhibits a period of oscillation ~ 1.8 nsec. which is around $\frac{1}{3}$ of that of $V(4)$.

For analysing the Ring oscillator (a circuit with 7 transistors) over 15 nsec., the ratio of time taken by SPICE : time taken by MOSIMR = 7.77.

4.4 ONE-BIT FULL ADDER WITH PASS-TRANSISTOR CARRY CHAIN:

This exemplifies a typical combinatorial circuit whose response to the input waveforms, shown in Fig. 4.3a has been studied by monitoring the SUM (i.e. node 13 in MOSIMR circuit) and CARRY (i.e. node 9) outputs. The initial voltage assigned to V(9) which is at logic low is 0V in SPICE and 0.5V in MOSIMR. Discrepancy K observed in V(9) (Fig. 4.4d) is due to this difference in initial value of V(9). Further deviations can be noticed in the rise and fall slopes of the SUM and CARRY waveforms. However, the gross features, such as width of the SUM pulse (25 nsec. in MOSIMR and 27 nsec. in SPICE) and final voltages attained by SUM and CARRY in logic high/low states, appreciably agree.

The ringing observed at K in V(13) (Fig. 4.4c) is due to numerical over shoot (due to the sharp transition of the falling edge of the SUM pulse Sec. (2.4)), avoidable by lowering the time step of simulation.

The rise in CARRY waveform starts earlier than the fall in SUM waveform due to propagation delay in inverter 3 (Fig. 4.4a).

For analysing the Adder (a circuit with 21 transistors), the ratio of time taken by SPICE : time taken by MOSIMR = 9.69.

Listing of the Input files for this circuit accepted by MOSIMR has been given in Listing 4.4 to illustrate the user description of a circuit that does not contain any subcircuit.

4.5 TWO-BIT JOHNSON RING COUNTER:

This circuit has been chosen as a typical example of a finite state machine structure. It is a switched tail ring counter with 4 states. Analysis starts from the reset state (the counter is reset by making the reset input $R = '1'$) recognised as Count = 0 and represented by the output states $V(9) = '1'$; $V(10) = '0'$; $V(11) = '0'$; $V(12) = '0'$. Thereafter the reset is removed by making $R = '0'$ and one cycle of 2ϕ -clock is applied at nodes 1 and 2 (with ϕ_2 initially high) to effect transition to the next state i.e. Count = 1 (represented by $V(9) = '0'$; $V(10) = '1'$; $V(11) = '0'$; $V(12) = '0'$) while $V(9)$ and $V(10)$ are monitored.

In the plots obtained from MOSIMR and SPICE (Fig. 4.5c and 4.5e respectively) $V(10)$ is found to start changing earlier than $V(9)$ as the count crosses over from '0' to '1'. This is due to the propagation delay introduced by NOR gate 2 in the subcircuit, BLOCK, between nodes 5 and 4. The rise/fall times of the monitored waveforms ($\sim 5 - 6$ ns) and voltage levels (~ 0.58 V when logic low and 5 V when logic high), obtained by MOSIMR and SPICE agree very satisfactorily.

A hump P in V(9) occurs between 49 ns - 53 ns, synchronised with the rising edge of ϕ_2 . It is due to the momentary lowering of V(4) by the redistribution of charge between the subckt. nodes 10 and 4 as pass transistor 3 is turned 'on', in the subcircuit BLOCK. The voltage level and timing of the hump, given by MOSIMR roughly matches with that of SPICE.

Total power dissipation in the circuit is plotted against time by MOSIMR in Fig. 4.5d.

The input data for the circuit (which involves subckts.), as accepted by MOSIMR and SPICE are given side by side in listings 4.5a and 4.5b to make relative merits and demerits apparent. The format-less inputting of SPICE is more user oriented than the formatted input of MOSIMR. But absence of macro blocks, such as logic gates, in SPICE necessitates these to be described as subcircuits before being used in the main ckt. In some cases therefore, a SPICE input file may turn out to be more lengthy than that of MOSIMR. In the given example the input files are of roughly equal lengths.

For the analysis of this medium sized circuit with 52 transistors, the ratio of time required by SPICE : time required by MOSIMR = 13.6.

4.6 CIRCULATING REFRESH REGISTER WITH R/W CONTROL:


The refresh register is tested in the 'write' mode with control input V_c (i.e. input 1) held at '1'. Floating node 3 in subckt. CELL is assigned logic low initially. Data input to the upper bank of registers, D1 (i.e. input 2) is held constant at '0' and the data input D2 (i.e. input 3) is held constant at '1' so that only the bits in the SR cells belonging to the upper bank change with clocking, from 1 to 0, while the lower bank remains unchanged. One cycle of the ϕ phase clock is applied at nodes 12 and 13 while nodes 5 and 9 are monitored. $V(5)$ changes from logic high to logic low and $V(9)$ remains constant, at logic high, during this clocking, as expected. The gross nature of the waveform $V(5)$ (namely, the fall time, timing of the hump P or the steady value attained by $V(5)$ at logic low ($\sim 0.7V$)), given by MOSIMR tally with that obtained by SPICE.

However, the circuits analysed by SPICE and MOSIMR in this case though logically equivalent are not physically identical (refer Figs. 4.6a and 4.6b). In the circuit used by SPICE, the SR cell consists of pass transistors and inverters, whereas the SR cell, in the circuit used by MOSIMR, consists of pass transistors and inverting buffers. This results in deviations in the details of the voltage waveforms


V(5) (e.g. SPICE, using inverters in place of inverting buffers in the SR-cells, gives a smaller hump at P compared to MOSIMR).

Though SPICE analyses a simpler circuit with 58 transistors and MOSIMR, a more complex circuit with 82 transistors, over a simulation period of 50 nsec., the ratio of time taken by SPICE : time taken by MOSIMR is 24.12.


This large gain in the speed of analysis by MOSIMR is due to detection of latency of the lower bank of registers. MOSIMR constrains its analysis to the upper bank of registers which undergo change and proceeds along the SR chain only upto that point which is active. Thus leaving out a major fraction of the circuit from computation. SPICE on the other hand does not exploit the inactivity of the whole lower bank of shift registers and performs the analysis blindly over the whole circuit in each time step.




CIRCULATING REGISTER - MOSIMR description




2 ϕ DYNAMIC S-R CELL : MOSIMR description





One-bit FULL ADDER : MOSIMR description



INPUT 1: V(1)


MONITOR: V(13), V(9)

INPUT 2: V(2)

INITIAL STATE: V(9) = 0.5V


CIRCUIT SIZE: 21 transistors

FIG. 4.4a



MOS RING OSCILLATOR :
MOSIMR description

INPUT 1: V(1)




INPUT WAVEFORMS

MONITOR: V(4) & TOTAL POWER


CIRCUIT SIZE: 7 transistors

FIG. 4.3a



NAND LATCH : MOSIMR description


INPUT 2: V(2) CONST '1'



INPUT WAVEFORMS


MONITOR: V(3), V(4) & TOTAL POWER
INITIAL STATE: V(3) = '0'; V(4) = '1'
CIRCUIT SIZE: 6 transistors

FIG. 4.2a




Two-bit JOHNSON RING COUNTER — MOSIMR description

MONITOR: $V(9)$, $V(10)$, Total power
 INITIAL STATE: $V(3) = '1'$; $V(10) = '0'$ in CELL
 CIRCUIT SIZE: 52 transistors




INPUT WAVEFORMS




MOS RING OSC. : SPICE description

FIG. 4.3b





2φ DYNAMIC S-R CELL : SPICE description

FIG. 4.1b



RING COUNTER : SPICE description

Fig. 4.5b



CIRCULATING REGISTER : SPICE description

FIG. 4.6b

VOLTAGE WAVEFORMS AT SPECIFIED NODES:

-----MOSIMR-----

TIME(N-SEC)

VOLTAGES(VOLTS)----->




Figure 4.1(c)

JOB CONCLUDED

TOTAL JOB TIME= 1.08

=====

107

TABLE II- ELEMENT POWERS VERSUS TIME :

ELEMENT POWERS(U-WATTS)

ELEMENT POWERS(U-WATTS)

Table : 4.1


TOTAL JOB TIME- 1.08

[illegible]

108

*****MOSIMR*****

ELEMENT POWERS(U-WATTS) - - - - ->



TOTAL JOB TIME- 1.08

2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447	2448	2449	2450	2451	2452	2453	2454
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------


PERFORMANCE OF A NAND LATCH

VOLTAGE WAVEFORMS AT SPECIFIED NODES:

-----MOSIMR-----

TIME(N-SEC)

VOLTAGES(VOLTS)----->



JOB CONCLUDED

Fig. 4.2c


TOTAL JOB TIME- 1.58

PERFORMANCE OF A NAND LATCH

TABLE II-TOTAL POWER VERSUS TIME
WAVEFORM OF TOTAL POWER DISSIPATED IN CKT. BLOCK :

-----MDSIMR-----

TIME(N-SEC) TOTAL POWER TOTAL POWER(U-WATTS)----->



JOB CONCLUDED

Fig 4. 2d

TOTAL JOB TIME- 1.58

ONAND LATCH

***** INPUT LISTING

TEMPERATURE = 27.000 DEG C

```
* CKT DESCRIPTION
* MODEL DRIVER NMOS VTO=1V KP=55.2E-6
* MODEL LOAD NMOS VTO=-4V KP=6.9E-6
* SUBCKT NAND1 2 3 5
* AL 5 3 0 LOAD
MD1 1 3 1 4 0 DRIVER
MD2 4 2 0 0 DRIVER
C1 1 0 .02PF
C2 2 0 .02PF
C3 3 0 .02PF
C4 4 0 .02PF
* ENDS
X1 1 4 3 5 NAND
X2 3 2 4 5 NAND
* INPUTS
VDD 5 0 DC 5
V1 1 0 PULSE(5 .5 1NS 5NS 5NS 20NS 100NS)
V2 2 0 DC 5
* CONTROL
* NODESET V(3)=.5 V(4)=5
* TRAN 1NS 50NS
* OUTPUT REQUESTS
* PRINT TRAN V(1) V(3) V(4)
* PLOT TRAN V(1) V(3) V(4)
* END
```

*****23 Aug 8 ***** SPICE 2G.6 3/15/83 *****15:29:37*****

ONAND LATCH

ONAND

MOSFET MODEL PARAMETERS

TEMPERATURE = 27.000 DEG C

```

      DRIVER      LOAD
      NMOS      NMOS
UTYPE
OLEVEL      1.000      1.000
OVTO      1.000      -4.000
OKP      5.52D-05      6.90D-06
*****23 Aug 8 ***

```

SPICE 2G.6 3/15/83 *****15:29:37*****

ONAND LATCH

UNAND
D*****

INITIAL TRANSIENT SOLUTION

TEMPERATURE = 27.000 DEG C

NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE
(1)	5.0000	(2)	5.0000	(3)	0.5357	(4)	5.0000	(5)	5.0000	(6)	0.2583	(7)	0.0000

VOLTAGE SOURCE CURRENTS

NAME	CURRENT
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

VDD -5.520D-05

V1 0.000D+00

V2 0.000D+00

TOTAL POWER DISSIPATION 2.76D-04 WATTS

*****23 Aug 8 ***** SPICE 2G.6 3/15/83 *****15:29:37*****

ONAND LATCH

UNAND

OPERATING POINT INFORMATION

TEMPERATURE = 27.000 DEG C

Listing: 4.2

ON AND LATCH

TRANSIENT ANALYSIS

TEMPERATURE = 27.000 DEG C

[illegible]

113

LEGEND:

$$* : V(1)$$
$$\begin{aligned} + & \cdot V(3) \\ = & \cdot V(4) \end{aligned}$$

x

TIME V(1)

The graph plots the coefficient of resistance C_x against the angle of attack α . The x-axis is labeled α and ranges from 0 to 8 degrees. The y-axis is labeled C_x and ranges from 0.000 to 0.008. A solid curve shows experimental data, which follows a dashed line for $\alpha < 4^\circ$ and then rises steeply. A point 'D' is marked on the curve at $\alpha = 4^\circ$. The dashed line is labeled $C_{x, \text{теор}}$ and the solid curve is labeled $C_{x, \text{эксп}}$.

Y

2

JOB CONCLUDED
TOTAL JOB TIME

6.45

Fig. 4.2e

2

MOS RING OSCILLATOR

TABLE I - VOLTAGES VERSUS TIME :

-----MOSIMR-----

TIME(N-SEC)	NODE VOLTAGES(VOLTS)	
	NODES=	
	1	2
0.000E+00	5.000	0.536
0.300E+00	5.000	0.536
0.600E+00	5.000	0.536
0.900E+00	5.000	0.536
0.120E+01	5.000	0.536
0.150E+01	5.000	0.536
0.180E+01	5.000	0.536
0.210E+01	4.910	0.536
0.240E+01	4.640	0.536
0.270E+01	4.370	0.536
0.300E+01	4.100	0.536
0.330E+01	3.830	0.536
0.360E+01	3.560	0.536
0.390E+01	3.290	0.536
0.420E+01	3.020	0.536
0.450E+01	2.750	0.536
0.480E+01	2.480	0.537
0.510E+01	2.210	0.541
0.540E+01	1.940	0.553
0.570E+01	1.670	0.577
0.600E+01	1.400	0.626
0.630E+01	1.130	0.714
0.660E+01	0.860	0.876
0.690E+01	0.590	1.202
0.720E+01	0.500	1.764
0.750E+01	0.500	2.379
0.780E+01	0.500	2.935
0.810E+01	0.500	3.405
0.840E+01	0.500	3.788
0.870E+01	0.500	4.088
0.900E+01	0.500	4.276
0.930E+01	0.500	4.278
0.960E+01	0.500	4.042
0.990E+01	0.500	3.566
0.102E+02	0.500	2.872
0.105E+02	0.500	2.048
0.108E+02	0.500	1.401
0.111E+02	0.500	1.026
0.114E+02	0.500	0.861
0.117E+02	0.500	0.835
0.120E+02	0.500	0.923
0.123E+02	0.500	1.162
0.126E+02	0.500	1.653
0.129E+02	0.500	2.258
0.132E+02	0.500	2.829
0.135E+02	0.500	3.317
0.138E+02	0.500	3.717
0.141E+02	0.500	4.033
0.144E+02	0.500	4.245
0.147E+02	0.500	4.281
0.150E+02	0.500	4.082

Table: 4.3a

JOB CONCLUDED

TOTAL JOB TIME- 0.78


=====

VOLTAGE WAVEFORMS AT SPECIFIED NODES:

-----NOSIMR-----

TIME(N-SEC)

VOLTAGES(VOLTS)----->




JOB CONCLUDED

TOTAL JOB TIME- 0.78

MOS RING OSCILLATOR

TABLE II-TOTAL POWER VERSUS TIME
 WAVEFORM OF TOTAL POWER DISSIPATED IN CKT. BLOCK :

-----MOSIMR-----



JOB CONCLUDED

TOTAL JOB TIME- 0.78

[illegible]

Table 4.3b


TEMPERATURE = 27.000 DEG C

LEGEND:

* 5 V(1)

$$X^{+2} V(2)$$

TIME V(1)



Y

JOB CONCLUDED
TOTAL JOB TIME

6.06

Fig. 4.3e

CIRCUIT DESCRIPTION FILE - CKT.DES

ONE BIT FULL ADDER WITH PASS TRANSISTOR CARRY CHAIN
 013 000
 INVER 001
 011 003 NOELM 000 NORC2 002
 INVER 002
 012 004 NOELM 000 NORC2 002
 NORC2 001
 011 002 006 INVER 001 INVER 002 NORC2 003
 NORC2 002
 014 003 005 NOELM 000 NOELM 000 NORC2 003
 NORC2 003
 016 005 007 IPAST 002 IPAST 003 IPAST 001
 IPAST 001
 018 007 009 INVER 003 IPAST 006 NOELM 000
 IPAST 002
 010 006 009 NOELM 000 IPAST 005 NOELM 000
 IPAST 003
 011 005 009 NOELM 000 IPAST 004 NOELM 000
 IPAST 004
 018 005 013 NOELM 000 NOELM 000 NOELM 000
 IPAST 005
 018 006 013 IPAST 004 NOELM 000 NOELM 000
 IPAST 006
 012 007 013 NOELM 000 NOELM 000 NOELM 000
 INVER 003
 018 012 IPAST 005 IPAST 006
 INPUT 001
 011 INGEN NORC2 001
 INPUT 002
 012 INGEN NORC2 001
 INPUT 003
 018 INGEN IPAST 001
 INPUT 004
 010 INGEN IPAST 002
 INPUT 005
 011 INGEN IPAST 003
 CLOSE

C CIRCUIT INITIALISATION FILE - INIT.CON

010
 011
 012
 013
 014
 015
 016
 017
 018
 019
 020
 021
 022
 023
 024
 025
 026
 027
 028
 029
 030
 031
 032
 033
 034
 035
 036
 037
 038
 039
 040
 041
 042
 043
 044
 045
 046
 047
 048
 049
 050
 051
 052
 053
 054
 055
 056
 057
 058
 059
 060
 061
 062
 063
 064
 065
 066
 067
 068
 069
 070
 071
 072
 073
 074
 075
 076
 077
 078
 079
 080
 081
 082
 083
 084
 085
 086
 087
 088
 089
 090
 091
 092
 093
 094
 095
 096
 097
 098
 099
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525
 526
 527
 528
 529
 530
 531
 532
 533
 534
 535
 536
 537
 538
 539
 540
 541
 542
 543
 544
 545
 546
 547
 548
 549
 550
 551
 552
 553
 554
 555
 556
 557
 558
 559
 560
 561
 562
 563
 564
 565
 566
 567
 568
 569
 570
 571
 572
 573
 574
 575
 576
 577
 578
 579
 580
 581
 582
 583
 584
 585
 586
 587
 588
 589
 590
 591
 592
 593
 594
 595
 596
 597
 598
 599
 600
 601
 602
 603
 604
 605
 606
 607
 608
 609
 610
 611
 612
 613
 614
 615
 616
 617
 618
 619
 620
 621
 622
 623
 624
 625
 626
 627
 628
 629
 630
 631
 632
 633
 634
 635
 636
 637
 638
 639
 640
 641
 642
 643
 644
 645
 646
 647
 648
 649
 650
 651
 652
 653
 654
 655
 656
 657
 658
 659
 660
 661
 662
 663
 664
 665
 666
 667
 668
 669
 670
 671
 672
 673
 674
 675
 676
 677
 678
 679
 680
 681
 682
 683
 684
 685
 686
 687
 688
 689
 690
 691
 692
 693
 694
 695
 696
 697
 698
 699
 700
 701
 702
 703
 704
 705
 706
 707
 708
 709
 710
 711
 712
 713
 714
 715
 716
 717
 718
 719
 720
 721
 722
 723
 724
 725
 726
 727
 728
 729
 730
 731
 732
 733
 734
 735
 736
 737
 738
 739
 740
 741
 742
 743
 744
 745
 746
 747
 748
 749
 750
 751
 752
 753
 754
 755
 756
 757
 758
 759
 760
 761
 762
 763
 764
 765
 766
 767
 768
 769
 770
 771
 772
 773
 774
 775
 776
 777
 778
 779
 780
 781
 782
 783
 784
 785
 786
 787
 788
 789
 790
 791
 792
 793
 794
 795
 796
 797
 798
 799
 800
 801
 802
 803
 804
 805
 806
 807
 808
 809
 810
 811
 812
 813
 814
 815
 816
 817
 818
 819
 820
 821
 822
 823
 824
 825
 826
 827
 828
 829
 830
 831
 832
 833
 834
 835
 836
 837
 838
 839
 840
 841
 842
 843
 844
 845
 846
 847
 848
 849
 850
 851
 852
 853
 854
 855
 856
 857
 858
 859
 860
 861
 862
 863
 864
 865
 866
 867
 868
 869
 870
 871
 872
 873
 874
 875
 876
 877
 878
 879
 880
 881
 882
 883
 884
 885
 886
 887
 888
 889
 890
 891
 892
 893
 894
 895
 896
 897
 898
 899
 900
 901
 902
 903
 904
 905
 906
 907
 908
 909
 910
 911
 912
 913
 914
 915
 916
 917
 918
 919
 920
 921
 922
 923
 924
 925
 926
 927
 928
 929
 930
 931
 932
 933
 934
 935
 936
 937
 938
 939
 940
 941
 942
 943
 944
 945
 946
 947
 948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976
 977
 978
 979
 980
 981
 982
 983
 984
 985
 986
 987
 988
 989
 990
 991
 992
 993
 994
 995
 996
 997
 998
 999
 1000
 1001
 1002
 1003
 1004
 1005
 1006
 1007
 1008
 1009
 1010
 1011
 1012
 1013
 1014
 1015
 1016
 1017
 1018
 1019
 1020
 1021
 1022
 1023
 1024
 1025
 1026
 1027
 1028
 1029
 1030
 1031
 1032
 1033
 1034
 1035
 1036
 1037
 1038
 1039
 1040
 1041
 1042
 1043
 1044
 1045
 1046
 1047
 1048
 1049
 1050
 1051
 1052
 1053
 1054
 1055
 1056
 1057
 1058
 1059
 1060
 1061
 1062
 1063
 1064
 1065
 1066
 1067
 1068
 1069
 1070
 1071
 1072
 1073
 1074
 1075
 1076
 1077
 1078
 1079
 1080
 1081
 1082
 1083
 1084
 1085
 1086
 1087
 1088
 1089
 1090
 1091
 1092
 1093
 1094
 1095
 1096
 1097
 1098
 1099
 1100
 1101
 1102
 1103
 1104
 1105
 1106
 1107
 1108
 1109
 1110
 1111
 1112
 1113
 1114
 1115
 1116
 1117
 1118
 1119
 1120
 1121
 1122
 1123
 1124
 1125
 1126
 1127
 1128
 1129
 1130
 1131
 1132
 1133
 1134
 1135
 1136
 1137
 1138
 1139
 1140
 1141
 1142
 1143
 1144
 1145
 1146
 1147
 1148
 1149
 1150
 1151
 1152
 1153
 1154
 1155
 1156
 1157
 1158
 1159
 1160
 1161
 1162
 1163
 1164
 1165
 1166
 1167
 1168
 1169
 1170
 1171
 1172
 1173
 1174
 1175
 1176
 1177
 1178
 1179
 1180
 1181
 1182
 1183
 1184
 1185
 1186
 1187
 1188
 1189
 1190
 1191
 1192
 1193
 1194
 1195
 1196
 1197
 1198
 1199
 1200
 1201
 1202
 1203
 1204
 1205
 1206
 1207
 1208
 1209
 1210
 1211
 1212
 1213
 1214
 1215
 1216
 1217
 1218
 1219
 1220
 1221
 1222
 1223
 1224
 1225
 1226
 1227
 1228
 1229
 1230
 1231
 1232
 1233
 1234
 1235
 1236
 1237
 1238
 1239
 1240
 1241
 1242
 1243
 1244
 1245
 1246
 1247
 1248
 1249
 1250
 1251
 1252
 1253
 1254
 1255
 1256
 1257
 1258
 1259
 1260
 1261
 1262
 1263
 1264
 1265
 1266
 1267
 1268
 1269
 1270
 1271
 1272
 1273
 1274
 1275
 1276
 1277
 1278
 1279
 1280
 1281
 1282
 1283
 1284
 1285
 1286
 1287
 1288
 1289
 1290
 1291
 1292
 1293
 1294
 1295
 1296
 1297
 1298
 1299
 1300
 1301
 1302
 1303
 1304
 1305
 1306
 1307
 1308
 1309
 1310
 1311
 1312
 1313
 1314
 1315
 1316
 1317
 1318
 1319
 1320
 1321
 1322
 1323
 1324
 1325
 1326
 1327
 1328
 1329
 1330
 1331
 1332
 1333
 1334
 1335
 1336
 1337
 1338
 1339
 1340
 1341
 1342
 1343
 1344
 1345
 1346
 1347
 1348
 1349
 1350
 1351
 1352
 1353
 1354
 1355
 1356
 1357
 1358
 1359
 1360
 1361
 1362
 1363
 1364
 1365
 1366
 1367
 1368
 1369
 1370
 1371
 1372
 1373
 1374
 1375
 1376
 1377
 1378
 1379
 1380
 1381
 1382
 1383
 1384
 1385
 1386
 1387
 1388
 1389
 1390
 1391
 1392
 1393
 1394
 1395
 1396
 1397
 1398
 1399
 1400

ONE BIT FULL ADDER WITH PASS TRANSISTOR CARRY CHAIN


120

VOLTAGE WAVEFORMS AT SPECIFIED NODES:

-----M05IMR-----

TIME(N-SEC)

VOLTAGES(VOLTS)----->




TEMPERATURE = 27.000 DEG C

121

LEGEND:

+	V(1)
+	V(2)
=	V(8)
\$	V(11)
0	V(9)

X



Y
U

JOB CONCLUDED
TOTAL JOB TIME

18.50

Fig 4.4d

: CIRCUIT DESCRIPTION FILE - CKT.DES

```

* TWO-BIT JOHNSON RING COUNTER *
012 002
CELL
IPAST 004
006 007 001 NOELM 000 IPAST 003 INBUF 001
INBUF 001
001 002 NOELM 000 NORG2 001
IPAST 002
003 009 001 IPAST 001 IPAST 001 INBUF 001
NORG2 001
002 008 003 NOELM 000 NORG2 002 IPAST 002
IPAST 001
003 009 004 NOELM 000 NOELM 000 INBUF 002
INBUF 002
004 005 NOELM 000 NORG2 002
IPAST 003
010 007 004 NOELM 000 NOELM 000 INBUF 002
NORG2 002
005 008 010 NOELM 000 NOELM 000 IPAST 003
FINIS
GATE
NORG2 001
001 002 003 NOELM 000 NOELM 000 NOELM 000
FINIS
INPUT 001 L
001 PHAS1 NOELM 000
INPUT 002 L
002 PHAS2 NOELM 000
INPUT 003 L
003 INGEN NOELM 000
INBUF 001 L L
006 008 NOELM 000 NOELM 000
CALSB 002
CELL 006
005 NORG2 002 006 IPAST 004 007 IPAST 004 008 NORG2 001 009 IPAST 002 010 IPAST 003
005 008 002 003 001 004
007 004 002 003 001 006
CALSB 004
GATE 003
001 NORG2 001 002 NORG2 001 003 NORG2 001
004 006 009
005 006 010
005 007 011
004 007 012
CLOSE

```

CIRCUIT INITIALISATION FILE - INIT.COM

```

000
003
001 0
002 1
003 1
005
003 001 002 009 010
Y 000
000
000
0. .7E4

```

Listing: 4.5a

-----MOSIMR-----

VOLTAGES (VOLTS) ----->

0.500E+01




JOB CONCLUDED

* TWO-BIT JOHNSON RING COUNTER *

TABLE II-TOTAL POWER VERSUS TIME
WAVEFORM OF TOTAL POWER DISSIPATED IN CKT. BLOCK :

-----MOSIMR-----



JOB CONCLUDED

Fig. 4.5 d

TOTAL JOB TIME- 3.65

125

TEMPERATURE = 27.000 DEG C

TEMPERATURE = 27.000 DEG C

125

LISTING: 4.56

TEMPERATURE = 27.000 DEG C

TEMPERATURE = 27.000 DEG C

TEMPERATURE = 27.000 DEG C

SPICE 2G.6 3/15/83 *****14:29:53*****

TEMPERATURE = 27.000 DEG C

TEMPERATURE = 27.000 DEG C


NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE	NODE	VOLTAGE
1	0.000	2	0.000	3	0.000	4	0.000	5	0.000	6	0.000	7	0.000
8	0.000	9	0.000	10	0.000	11	0.000	12	0.000	13	0.000	14	0.000
15	0.000	16	0.000	17	0.000	18	0.000	19	0.000	20	0.000	21	0.000
22	0.000	23	0.000	24	0.000	25	0.000	26	0.000	27	0.000	28	0.000
29	0.000	30	0.000	31	0.000	32	0.000	33	0.000	34	0.000	35	0.000
36	0.000	37	0.000	38	0.000	39	0.000	40	0.000	41	0.000	42	0.000
43	0.000	44	0.000	45	0.000	46	0.000	47	0.000	48	0.000	49	0.000
50	0.000	51	0.000	52	0.000	53	0.000	54	0.000	55	0.000	56	0.000
57	0.000	58	0.000	59	0.000	60	0.000	61	0.000	62	0.000	63	0.000
64	0.000	65	0.000	66	0.000	67	0.000	68	0.000	69	0.000	70	0.000
71	0.000	72	0.000	73	0.000	74	0.000	75	0.000	76	0.000	77	0.000
78	0.000	79	0.000	80	0.000	81	0.000	82	0.000	83	0.000	84	0.000
85	0.000	86	0.000	87	0.000	88	0.000	89	0.000	90	0.000	91	0.000
92	0.000	93	0.000	94	0.000	95	0.000	96	0.000	97	0.000	98	0.000
99	0.000	100	0.000	101	0.000	102	0.000	103	0.000	104	0.000	105	0.000
106	0.000	107	0.000	108	0.000	109	0.000	110	0.000	111	0.000	112	0.000
113	0.000	114	0.000	115	0.000	116	0.000	117	0.000	118	0.000	119	0.000
120	0.000	121	0.000	122	0.000	123	0.000	124	0.000	125	0.000	126	0.000
127	0.000	128	0.000	129	0.000	130	0.000	131	0.000	132	0.000	133	0.000
134	0.000	135	0.000	136	0.000	137	0.000	138	0.000	139	0.000	140	0.000
141	0.000	142	0.000	143	0.000	144	0.000	145	0.000	146	0.000	147	0.000
148	0.000	149	0.000	150	0.000	151	0.000	152	0.000	153	0.000	154	0.000
155	0.000	156	0.000	157	0.000	158	0.000	159	0.000	160	0.000	161	0.000
162	0.000	163	0.000	164	0.000	165	0.000	166	0.000	167	0.000	168	0.000
169	0.000	170	0.000	171	0.000	172	0.000	173	0.000	174	0.000	175	0.000
176	0.000	177	0.000	178	0.000	179	0.000	180	0.000	181	0.000	182	0.000
183	0.000	184	0.000	185	0.000	186	0.000	187	0.000	188	0.000	189	0.000
190	0.000	191	0.000	192	0.000	193	0.000	194	0.000	19			

OTWD-BT JOHNSON RING COUNTER
***** TRANSIENT ANALYSIS

TEMPERATURE = 27.000 DEG C

PLFCEND:

*: V(3)
+: V(1)
=: V(2)
S: V(9)
O: V(10)



Y
D
D
JOB CONCLUDED
TOTAL JOB TIME 49.66

Fig. 4.5e

* CIRCULATING REFRESH REGISTER WITH R/W CONTROL *


127

VOLTAGE WAVEFORMS AT SPECIFIED NODES:

-----MOSIMR-----

TIME(N-SEC)

VOLTAGES(VOLTS)----->




DCIRCUITING REFRESH REGISTERS WITH R/W CONTROL
***** TRANSIENT ANALYSIS

TEMPERATURE = 27.000 DEG C

LEGEND:

#: V(12)
+: V(13)
=: V(5)
\$: V(9)



JOB CONCLUDED
TOTAL JOB TIME

55.24

Fig. 4.6d

CHAPTER 5

CONCLUSION

5.1 ADVANTAGES ACCRUED BY MOSIMR:

MOSIMR as a special purpose program to perform time domain analysis of NMOS digital circuits has been able to gain several advantages.

5.1.1 Improved Speed of Analysis:

As apparent from the results in Chapter 4 MOSIMR proves its efficiency in the analysis of comparatively large circuits. Node partitioning and effective exploitation of circuit latency are chiefly responsible for it being more than ten times faster than SPICE 2G even in the case of medium sized circuits (such as the two-bit Johnson ring counter). Single iteration of GS and NR employed by MOSIMR makes the program faster than other special purpose iterative simulators.

5.1.2 Data Storage Requirement, Minimal:

The program MOSIMR uses equational device models, thus avoiding the enormous storage required for tabular models [10].

Using nonlinear Gauss-Seidel method the program only needs to maintain a one-dimensional voltage array independent of simulation period. While RELAX [11], [12], using waveform

relaxation method, needs to store complete waveforms of N circuit nodes over a whole simulation period (consisting of T time steps) in a $T \times N$ array. Thus memory requirement in waveform relaxation method is proportional to the period of simulation. Estimated storage needed in MOSIMR for a large circuit with 1000 nodes, is 55K words of core, independent of simulation period. This may be compared with the data space requirement of 2.4M bytes by RELAX to analyse an MOS circuit with 1000 nodes, over 100 time steps [11].

5.1.3 Multifarious Applications of MOSIMR:

Though a special purpose simulator, different features of MOSIMR can be utilised to study various circuit aspects as follows:

i) MOSIMR computes the initial condition of the circuit under steady state, based on a full-fledged logic simulation. Hence it can potentially be used to simulate logic of a digital NMOS circuit under any steady state condition. Logic function of a complex combinatorial circuit can thus be found out with the help of MOSIMR applying different input combinations. Along side, quiescent power dissipation of a circuit under any steady state condition can also be obtained.

ii) Speed and power dissipation becomes important factors in the design of sequential circuits and finite state machine

structures. The usual timing analysis feature of MOSIMR can be used to study response of such circuits with clocking. This way the maximum allowable clock frequency can be found out for a design.

iii) The external definition of input (EXDEF) allows arbitrary waveforms to be applied to the circuit. Taking advantage of this feature a large circuit can be broken up into blocks which can be analysed independently, over the entire simulation period. The output from the previous block is printed in the output file OUT.NXT. This output goes as EXDEF input to the next block and OUT.NXT is renamed INP.PRE to act as an input file during the analysis of next block. Data, read-in from INP.PRE, in every simulation step, defines the EXDEF input of the next block.

iv) MOSIMR can detect the signal-wave profile, as it travels through a large circuit. Hence a novel application of MOSIMR would be as a signal tracer in a large circuit.

v) Interactive user control over the simulator allows the user at the end of a specified simulation period to decide whether to STOP, RESTART or CONTINUE further simulation. This feature can be used in dividing a long simulation period into subintervals. As simulation is completed smoothly in one subinterval, the user can direct the simulator to continue to the next.

5.2 LIMITATIONS IN MOSIMR AND SUGGESTIONS FOR BETTERMENT:

Circuit initialisation related with the 'On' pass transistor makes an approximation in computing the source output voltage, when the drain input voltage is unknown and the input is at logic '0' (Sec. 3.3.2). This may be avoided by conducting the voltage initialisation trace along the signal flow path, as done in logic simulation.

Handling of floating capacitance in MOSIMR puts a constraint over the time step h (Sec. 2.2.1). Better way to handle these would be as done in RELAX [11].

In MOSIMR the link graph structure of the circuit is built up with the help of linked list. Implementation of the linked list data structure would have been easier with PASCAL. Also recursion in PASCAL would support multiple-level subcircuit nesting.

Alternative to the linked list representation of the directed circuit graph, is the dependency matrix approach (Sec. A.3.11.3). In this method the program can be easily adapted to simulate circuit in transistor level and allow definition and use of complex logic gates.

In MOSIMR accuracy and stability are jeopardized with large value of simulation time step h . If stability is our

concern a method should be formulated to redefine GG (Sec.2.4) in a way such that single iteration of Newton Raphson (NR) gives an asymptotically correct result, with $h \rightarrow \infty$. On the other hand to ensure accuracy NR iterations must be carried to convergence in each Gauss Seidel (GS) relaxation. Also several iterations of GS relaxation must be performed per time step, to gain at least partial convergence of solution, in the analysis of non-unidirectional circuits.

5.3 SCOPE FOR FUTURE WORK:

MOSIMR has been built to simulate NMOS circuits with basic ratioed logic gates. Further effort can be directed in expanding the simulator for ratioless gates, complex gates and finally for CMOS circuits.

This will involve mainly incorporation of transistor level simulation (over and above basic gate-level simulation), introduction of new device models and definition of new circuit elements.

APPENDIX A

ELUCIDATION OF FEW TERMS AND CONCEPTS

Here, some terms and concepts, often used and referred in the preceding chapters, have been elucidated with definition, brief explanation/derivation and illustrative examples.

A.1 OVERHEADS:

By 'overheads' is meant here the extra processing (not directly connected with bare circuit analysis), which is required in order to make a program general purpose and user oriented.

It may imply extra CPU time as well as extra storage for simulation.

- i) A language translation stage at the beginning of a simulator program to allow the user to specify input data in free format;
- ii) Storage of models of a large variety of devices to make the simulator generally useful;
- iii) Extra accuracy in device models, than is often required;
- iv) Elaborate outputting - giving details in listing, in which the user is often not directly interested;

: are, to name a few, which principally cause overheads in a general purpose circuit simulator.

A.2 MACROMODEL:

A circuit macromodel is a unit within a circuit which is actually a physical conglomerate of several elements and devices. So it is rather a complex element which can be modeled either on the basis of component element models (i.e. device level macro-modeling) or simply by characterising the input/output functional relationship without regard to the physical interior of the unit (i.e. functional macromodeling).

In MOSIMR a macromodel is termed, a circuit element.

A.3 RELAXATION METHOD:

General scheme of solving a system of algebraic differential equations by relaxation method [11], [12] consists of two major processes, namely the assignment partitioning process and the relaxation-iteration process.

$$F(\dot{y}, y, u) = 0 \quad (\text{A.1a})$$

$$E(y(0) - y_0) = 0 \quad (\text{A.1b})$$

(A.1a) is the system of equations to be solved with (A.1b) as initial conditions, where

$y(t) \in \mathbb{R}^p$ is the vector of p unknown variables at time t .

$\dot{y}(t) \in R^p$ is the time derivative of y at time t
and $u(t) \in R^r$ is the vector of r inputs at time t

A.3.1 Assignment Partitioning Process:

In assignment partitioning process, each unknown variable is assigned to an equation of (A.1a) in which it is involved. Thus (A.1a) is partitioned into p disjoint subsystems:

$$\begin{aligned} F_1(\dot{y}_1, y_1, d_1, u) &= 0 \\ F_2(\dot{y}_2, y_2, d_2, u) &= 0 \end{aligned} \quad (A.2a)$$

$$\vdots$$

$$\begin{aligned} F_p(\dot{y}_p, y_p, d_p, u) &= 0 \\ E(y(o) - y_o) &= 0 \end{aligned} \quad (A.2b)$$

where $y_i(t)$ is the variable to be solved from

$$F_i = 0 \quad (A.2c)$$

with $d_i \subseteq \{y_1, y_2, \dots, y_{i-1}, y_{i+1}, \dots, y_p\}$

Consisting of other variables present in eqn. (A.2c) which are considered as inputs to the subsystem, represented by eqn. (A.2c), with their trial values.

Consideration of d_i helps to decouple the eqn. (A.1a) into those in eqn. (A.2a) and hence the variables included in d_i are called the decoupling inputs of eqn. (A.2c).

A.3.2 Relaxation-iteration Process:

The two most commonly used types of relaxation methods namely the Gauss Seidel (GS) and the Gauss Jacobi (GJ) are to be considered here.

The initial trial solution for $y(t)$ is a guess. During each iteration each decomposed subsystem of eqn. (A.2a) is solved for its assigned variable using the trial values for the variable and the corresponding decoupling inputs.

For the GS relaxation, the solution obtained for a variable by solving a decomposed subsystem is immediately used to update the trial values - so that it can be used in the solution of other decomposed subsystems which follow in the same iteration step.

For the GJ relaxation, all trial values are updated only at the beginning of next iteration.

The relaxation process is carried out repeatedly as the trial values converge to the actual solution.

The convergence criteria for relaxation-iteration are given in [11] and these require diagonal dominance of the Jacobian of the discretised equations obtained from eqn. (A.1a).

A.3.3 GS/GJ Time Advancement Formula:

This is a recursive formula for solving (A.1a) in successive time steps with only one relaxation iteration performed per time step. As this is a kind of numerical integration the method is called Guass-Seidel/Gauss-Jacobi Integration algorithms, according as the relaxation scheme used is GS or GJ.

Illustrating the time advancement scheme for a linear system described by linear state eqns.:

$$\dot{x} = Ax \quad (A.3a)$$

$$\text{and } x(0) = x \quad (A.3b)$$

where $x(t) \in R^n$ the state vector to be solved at time t consisting of n variables.

$A \in R^{n \times n}$ the coefficient matrix = $L+D+U$

where L is strictly lower triangular

D is diagonal

and U is strictly upper triangular

The G.S. integration formula is -

$$[I - h(D+L)] x_{t+1} = [I + hU] x_t \quad (A.4a)$$

and the G-J integration formula is -

$$[I-hD] x_{t+1} = [I+h(L+U)] x_t \quad (A.4b)$$

where I is the identity matrix,

x_{t+1} is the state solution at $t+1$,

x_t is the trial solution, which rather being solution of the previous iteration is the solution of previous time step (as only one iteration of G-S/G-J relaxation is performed per time step).

A.3.4 Network Ordering and its Effect on Timing Errors:

In G-S/G-J integration algorithm (Sec. A.3.3) only one iteration of relaxation is performed. Now we should recognise a fact here and that is circuits with unidirectional properties can be analysed exactly by performing only one iteration of G-S relaxation if the computation of the node voltages are ordered in such a way that the decoupling inputs to each equation of the partitioned system are evaluated for the present time step before the particular equation is solved.

This ordering of computation in the case of an unidirectional circuit, for which a link graph can be built (A.4.4) (where computation of a node depends on the higher order nodes alone and not on the lower order nodes (A.3.9.3)) is naturally according to the precedence order of signal flow.

Thus network ordering has a profound effect on the rate of convergence of G-S method. However, ordering of computation

does not have any effect on G-J method where the decoupling inputs retain the same values throughout the whole iteration step.

Now timing error is a phenomenon that is always evident in G-J method and becomes evident in G-S case when computations are done in an arbitrary order or even with network ordering when the circuit is not unidirectional.



Fig. A.1a: Unidirectional circuit




Fig. A.1c: Circuit with bidirectional element




Fig. A.1b: Circuit with feedback




Fig. A.1d: Circuit with floating capacitor

Considering the example of unidirectional circuit in Fig. A.1a the ordered G-S would proceed to compute the nodes in the sequence 1-2-3-4 following the flow of signal in the circuit.

at 6 at t_k and a timing error of one time step is incurred.

Similarly computation of 2 at t_{k+1} depends on 3 at t_k in Fig. A.1c and Fig. A.1d, incurring timing errors of 1 simulation step in each case.

A.3.5 Latency:

For most circuits the fraction of nodes which change their voltage values at a given point in time, decreases as the circuit size increases. For circuits containing over 500 MOSFET's, fewer than 20% [12] of the node voltages change (significantly) over a simulation step. This inactivity in circuits have been termed 'latency'.


When circuit analysis is scheduled in such a way that at any time only the active nodes are evaluated, leaving out the redundant calculations of the inactive parts, we call it 'exploitation of latency'.

A.3.6 Leading Element:

In the linked structure based on the concept of observability (Sec. A.3.9), node N in Fig. A.2 is observed by all the three elements 1,2,3 which together form a chain where 2 may be thought of as the next brother (NB) element of 1; 3, the NB of 2 and so on. The first element 1 which


is recognised as the successor (succ.) element at N, is termed the leading element of the NB chain from which a trace scheduler can visit the subsequent NB's following the NB pointers.

Similarly in the fan-out table representation of dependency, the first element, in the list of fan-out elements, recorded for node N, is the leading element.



Leading element in the chain of next brother elements, following gate G at node N, is the one marked '1'

Fig. A.2.a



Leading element among the fan-out elements at N, is the one topping the fan-out list, namely the pass transistor marked '1' here.

Fig. A.2.b

A.3.7 Selective Trace:

Whenever the voltage at a node changes, it is possible to schedule all the elements observing the node to be processed.



In this way the effect of a change at the input of a circuit may be traced as it propagates to other circuit nodes via a linked list/fan-out table etc.

Since the only nodes processed in this way are those which are affected directly by the change, this circuit trace procedure is selective and is known as 'selective trace'.

A.3.8 Scheduler:

A scheduler is a program which plans which nodes are to be computed and in what sequence in a particular time step of simulation.

A.3.9 Controllability and Observability of Nodes:



A piece of network showing the node of interest N and its neighbouring nodes N1-N5 which have controllability and/or observability relations with N.

\Rightarrow denotes control relation.
 \rightarrow denotes observability relation.
 Directed graph representation of the piece of network.

Voltage at the test node N in Fig. A.3a can be changed by varying the voltage(s) at any or more of the nodes N1, N2, N3 and N4, whereas N5 does not have any effect on N. So we say N1, N2, N3 and N4 are the nodes which control N.

On the other hand any change of voltage at node N cannot be felt at N1, N2 and N4 but it can surely be felt at N3 and N5. So N3 and N5 are said to be the nodes which observe N.

These relations are conveniently represented by a directed graph where the nodes of the graph correspond to the circuit nodes and the edges of the graph correspond to the controllability and/or observability relations between nodes through elements. The directed graph-equivalent of the piece of network in Fig. A.3a is given in Fig. A.3b.

A.3.9.1 Reachability:

A node j is reachable (by controllability/observability relation) from node i if and only if there is at least one directed edge from i to j [18].

A.3.9.2 Strongly connected graph:

A graph is strongly connected if and only if every node is reachable (Sec. A.3.9.1) from any other node. This means that in a strongly connected graph, every node is in at least one loop [18].

A.3.9.3 Maximal strongly connected subgraph:

A maximal strongly connected (MSC) subgraph is a set of all possible nodes that are strongly connected (Sec. A.3.9.2) with each other, in a graph.

This designates the maximum set of nodes that are involved in conflict (Sec. A.3.9.4) from controllability and observability view point [9].

A.3.9.4 Order of nodes

Higher order nodes are those evaluated earlier than the lower order nodes [9].

A.3.9.5 Conflict:

Conflict is said to exist when computation of a higher order node depends on any lower order node(s) [9].

A.3.9.6 Link graph:

A link graph is one that contains no strongly connected (Sec. A.3.9.2) or unconnected subgraphs in it. It is therefore an acyclic digraph. (i.e. loop free) and the nodes in it can be arranged in an ordered list. Physically this corresponds to a unidirectional circuit where in principle, with ordering of elements, nodes can be computed without any conflict (Sec. A.3.9.5).

A.3.10 Resolution of MSC'S:

MSC's (Sec. A.3.9.3) which cause conflict due to presence of loops, must be resolved by breaking the loops (known as decyclization in graph theory) and introducing additional control and/or monitor points associated with each broken edge - to maintain equivalent of the derived graph.

In fact all edges entering the node of conflict are broken this way and additional control and/or monitor points introduced. 7

The node of conflict 'N' is hereby partitioned and a subsystem is formed which includes the node in question and all the control points introduced. In such a subsystem node N can be evaluated independently with the help of higher order nodes and the additional control points introduced in the subsystem block.

Hence node partitioning can resolve MSC's and allow a link graph structure (i.e. an acyclic connection of the above subsystems) to be formed.

A.3.11 Node Partitioning and Ordering:

Node partitioning and ordering can be done wholly on the basis of controllability and observability relations respectively, of nodes.

A subsystem obtained after partition should contain the node of interest and all the controls on that node i.e. all the fan-in elements (Sec. A.3.11.1).

Ordering of partitioned subsystems determines the order in which node(s) to be visited after computing a node i. Naturally those nodes which observe node i are the ones to be visited after updating node i.

A linked list [19] implementation of the ordering is possible where the pointers depict observation edges that lead to the next node(s) to be visited.

A fan-out list for each node is an alternative option (Sec. A.3.11.2).

In Fig. A.3a for example the node of conflict N, when partitioned, gives a subsystem that includes the node in question i.e. N, the fan-in elements at N i.e. the NAND gate (NG) and the pass transistor (PT) and fan-out elements at N i.e. the pass transistor (PT) and the inverter (IG). The fan-in, fan-out information for each node can be kept in tables or other wise can be elegantly represented with the help of dependency matrix (Sec. A.3.11.3).

A.3.11.1 Fan-in Element:

Fan-in elements of node i are defined as those which play some part in determining the voltage at node i (i.e.

those elements which cause some entries of column i of dependency matrix to be 1).

A.3.11.2 Fan-out Element:

Fan-out elements of node i are the ones whose operating conditions are directly influenced by the voltage at node i (i.e. those elements which cause some entries of row i of dependency matrix to be 1).

A.3.11.3 Dependency matrix:

A signal flow graph which determines the network ordering for the processing of nodes, can be generated by means of dependency matrix. This is the adjacency matrix, of the circuit digraph, of order $n \times n$; where n = total number of nodes.

Entry P_{ij} in the matrix = 1 if there is a directed edge that joins node x_i to node x_j . Otherwise $P_{ij} = 0$. When $P_{ij} = 1$ the physical implication is, node voltage v_i influences node voltage v_j via a device equation. That is x_i is a fan-in node of x_j and conversely x_j is a fan-out node of x_i .

APPENDIX B

MOSIMR : USER'S GUIDE

MOSIMR is a special purpose circuit simulator for time domain analysis of digital NMOS circuits. This manual elaborates how to interact with the simulator to get desired results. It also points out the constraints and idiosyncrasies of the program in its present version.

B.1. THE INPUT/OUTPUT FILES:

Input data is read from three files, namely:

- 1) CKT.DES - This contains the linked description of the circuit to be analysed, in terms of elements (table B.1) and subcircuits.
- 2) INIT.CON - This contains the initial condition of the circuit and the output requests.
- 3) INP.PRE - This contains the EXDEF(table B.2) inputs in a specific order, tabulated for every simulation time step, after $t=0$, over the entire simulation period.

Results are printed in the following output files:

- 1) VTABL.DAT - This contains the requested node voltages printed against time over the whole simulation

period. Default printing/plotting step is around 1 nsec. At most 10 voltages can be requested to be printed and plotted.

- 2) VCURV.DAT - This contains the plot of requested node voltages against time. Numerals 0-9 are used to represent the (1-10) consecutive requested node voltages.
- 3) PTABL.DAT - This contains the requested elem. powers printed against time over the entire simulation period. Default printing/plotting step is around 1 nsec. At most 10 elements can be requested for their powers to be printed and plotted.
- 4) PCURV.DAT - This contains the plot of element-power curves. Numerals 0-9 are used to represent the powers of the consecutive (1-10) requested elements.
- 5) TPCURV.DAT - This contains the print and plot of the total power dissipation of the circuit, over the entire simulation period. The letter 'T' is used to plot the power waveform. Default printing and plotting step is around 1nsec.

B.2 INPUT FILE FORMATS:

The data provided in the input files CKT.DES, INIT.CON and INP.PRE, are in alphanumeric, integer or real modes, with following formats.

B.2.1 General Formatting of Data in CKT.DES:

Each line of data constitutes a data card of the input deck. The sequence of data cards in CKT.DES is as follows;

- 1) Title card - This contains an alphanumeric string of maximum 125 characters.
 FORMAT (3X, 25A5)

- 2) MAXNOD, NSUB - This contains the total number of global nodes in the circuit description (MAXNOD) and the no. of subcircuits (NSUB) described.
 FORMAT(3X, 2(I3,1X)

- 3) Subcircuit name - This contains the name of the subcircuit to be described.
 FORMAT (3X, A5)
 Skip this card and the subsequent subckt. description cards (upto FINIS) if NSUB is specified 'Ø' in the previous card.

- 4) NAME, NO - This contains the name (NAME) and number (local) (NO) of the subckt. elements being specified.

FORMAT (3X, A5, 1X, I3)

- 5) Subckt. element specification - This contains the element specifications in the following sequence:

Input node(s) (local), output node(s) (local) name and no. (local) of next brother (NB) element(s), name and no. of successor (succ.) element(s).

The exact format in which the above data are specified depends on the type of the elem. and can be obtained from Table B.1.

After this elem. specification the user specifies all the remaining subckt. elements in the same way, using cards 4 and 5.

- 6) FINIS - This contains the reserved word 'FINIS', indicating the end of subckt.description.

FORMAT (3X, A5)

After this the user describes the remaining subckts. (if NSUB > 1) in the same way, using cards 3-6.

After all the subckts. have been described the main circuit elements are specified using cards 7

7) NAME, NO, LIN(I), I = 1,5 - This card contains the name (NAME) and number (global) (NO) a main ckt. corresponding elem. / to the input and output nodes of the element there is a variable (LIN) to be specified. Specify LIN as 'L' in case the element is to be linked with a subckt. elem. at the corresponding I/O node. Otherwise specify LIN as 'N'.

FORMAT(3X, A5, 1X, I3, 1X, 5(A1,1X))

8) Main ckt. elem. specification - This contains the element specifications in the following sequence; Input node(s) (global), output node(s) (global), name and number (global) of the NB element(s), name and number (global) of the succ. element(s).

Exact format depends on the elem. type and is given in Table B.1.

After this, the user specifies the remaining main circuit elements and inputs, in the same way, using cards 7 and 8.

9) Subcircuit call cards - Calls to the previously described subcircuits are placed after all the main circuit elements and inputs are specified.

Cards 9(a) - 9(d) are used to place repeated calls to a particular subckt.

9a) CALSB, NO - This card contains the reserved word 'CALSB' indicating subckt. call, and the number of calls (NO) to the same subckt. FORMAT (3X, A5, 1X, I3). Skip the cards 9(a) - 9(d) if NSUB in card 2 is 0.

9b) NAMSUB, NOEX - This card contains the name of the subckt. (NAMSUB) and the no. of external nodes of the subckt. (NOEX).

FORMAT (3X, A5, 1X, I3)

9c) ((EXTERN(I,J), J=1,3), I=1, NOEX) - This card contains dummy external nodes (EXTERN(I,1)) of the subckt. and names (EXTERN(I,2)) and local nos. (EXTERN(I,3)) of the subckt. element to be linked with the main ckt. environment, at the dummy ext. node.

FORMAT(3X, 9(I3,1X, A5, 1X, I3, 1X))

9d) (EXTNOD (J), J=1,NOEX) - This card contains the set of actual nodes that replace the dummy external nodes of the subckt. The actual nodes are listed in the same order as the dummy nodes in card 9(c)

FORMAT(3X, 9 (I3, 1X))

If No. in card 9(a), is greater than 1, then the same subckt. is called more than once in different main circuit environments. For the remaining cases the set of actual nodes are listed in the same way, after this, using data card 9(d).

After all 'NO' sets of actual nodes have been given like this, calls to the remaining subckts (if NSUB in card 2 is > 1) are placed in the same way using cards 9(a) - 9(d).

- 10) CLOSE - This card comes after all the subckt. calls have been placed. It contains the reserved word 'CLOSE', indicating the end of the circuit description file, CKT.DES.

FORMAT (3X, A5)

B.2.2 General Formatting of Data in INIT.CON:

- 1) NNODE, WM, WP - This card contains the no. of nodes for which path-length stray capacitance would be computed (NNODE).

Alongside, the widths of the metal lines (WM) and poly lines (WP) are also mentioned, if these are different from default values.

Default value for WM = 9.0 μm

and for WP = 6.0 μm

FORMAT(3X, I3, 2(1X, F3.1))

2) NODE, NTYP, PATHL - This card contains the no. of the nodes whose capacitance is to be computed (NODE), type of the node (NTYP) which is either 'M' or 'P', indicating metal or polysilicon respectively and the path length (PATHL) in μm . (PATHL cannot exceed 1000 μm).

If PATHL is given as zero the default value assumed is 30 μm .

If NTYP is left a blank, default type assumed is 'M'.

Thus default value of stray capacitance of any node (unspecified) is .0081 pF.

FORMAT(3X, I3, 1X, A1, 1X, F4.1

Skip this card and go to card 3 if NNODE in card 1 is equal to zero.

If NNODE > 1 the remaining nodes are specified in the same way, after this, using card 2.

3) NO - This card contains the no. of nodes whose initial logic states are specified (NO).

FORMAT (3X, I3)

4) NODE, LOGVAL - This card contains the node no. (NODE) and its specified logic state (LOGVAL) (either a '0' or '1').

2) NODE, NTYP, PATHL - This card contains the no. of the nodes whose capacitance is to be computed (NODE), type of the node (NTYP) which is either 'M' or 'P', indicating metal or polysilicon respectively and the path length (PATHL) in μm . (PATHL cannot exceed 1000 μm).

If PATHL is given as zero the default value assumed is 30 μm .

If NTYP is left a blank, default type assumed is 'M'.

Thus default value of stray capacitance of any node (unspecified) is .0081 pF.

FORMAT(3X, I3, 1X, A1, 1X, F4.1

Skip this card and go to card 3 if NNODE in card 1 is equal to zero.

If NNODE > 1 the remaining nodes are specified in the same way, after this, using card 2.

3) NO - This card contains the no. of nodes whose initial logic states are specified (NO).

FORMAT (3X, I3)

4) NODE, LOGVAL - This card contains the node no. (NODE) and its specified logic state (LOGVAL) (either a '0' or '1').

FORMAT (3X, I3, 1X, I1)

Skip this card if NO in card 3 is equal to zero.

If NO > 1 the remaining nodes are specified in the same way, after this, using card 4.

- 5) NODINT - This card contains the no. of nodes of interest (NODINT) whose voltages are to be printed and plotted against time. The maximum value allowed for NODINT is 10.

FORMAT less.

- 6) (IVNODE (I), I = 1, NODINT) - This card contains the nodes of interest as a request list (IVNODE). IVNODE cannot include any node that belongs to a subckt.

FORMAT less.

- 7) NTPWR, NEPWR - This card contains the variable NTPWR, which can be either a 'Y' or an 'N', and the total no. of elements whose powers are requested to be printed and plotted (NEPWR).

If NTPWR = 'Y' the total power dissipation of the circuit is computed and printed/plotted. If NTPWR = 'N' total power dissipation is not calculated. Maximum value of NEPWR, allowed is 10.

FORMAT (3X, A1, 1X, I3)

- 8) (IPELM(I,J), I=1,2), J=1, NEPWR) - This card contains the name (IPELM) (1,J)) and no. (IPELM(2,J)) of the elements whose powers are to be printed/plotted. The request list must not contain any element included in a subckt. Skip this card, if NEPWR in card 7, is zero.

FORMAT(3X, 10(A5, 1X, I3, 1X)

- 9) NNXT - This card contains the total no. of nodes (NNXT) whose voltages are to be printed in every simulation step in the file OUT.NXT.

FORMAT less

- 10) (NEXT(I), I=1,NNXT) - This card contains the nos. of the nodes whose voltages are to be printed in OUT.NXT. There must not be > 15 such nodes in the request list.

FORMAT less.

Skip this card if NNXT, in previous card is equal to zero.

- 11) INPRE - This card contains the total no. (INPRE) of EXDEF (table B.2) inputs.

FORMAT less.

- 12) (NPREV(I), I=1,INPRE) - This card contains the nos. of those nodes, where EXDEF inputs are applied

FORMAT less.

13) PMAX, PMAXT - This card contains the maximum limits for the power scales in the plots for i) element power dissipation (PMAX) and ii) total power dissipation (PMAXT).

FORMAT less

This marks the end of data inputs through files.

B.3 Interaction through TTY:

When the simulator is run with above data files the user may be asked to provide some more data interactively through TTY as follows;

1) If after circuit initialisation, some nodes are found floating, (such as output, terminal of an 'off' pass transistor), the user is asked to assign a logic state '0' or '1' to these nodes to his liking.

2) Before voltage/current initialisation, the program accepts few NMOS device parameters from the user, through TTY. Any parameter typed as '0', is assigned its default value.

<u>Parameter</u>	<u>Default value</u>
VDD (power supply voltage)	5V
MU (surface mobility of electrons)	800 cm ² /V-sec.
EPS (dielectric constant of SiO ₂)	0.345x10 ⁻⁶ μF/cm
TOX (oxide-thickness)	1.0 x 10 ⁻⁵ cm

<u>Parameter</u>	<u>Default value</u>
RATIOD (W/L ratio of driver transistor)	2
RATIOIOL (W/L ratio of load trans.)	0.5
RATIOOP (W/L ratio of pass trans.)	1
RATN2 (W/L ratio of load trans. in a two-input NAND gate)	.25
RATN4 (W/L ratio of load trans. in a four-input NAND gate)	.125
CGS (Gate to source capacitance of an NMOS transistor)	.01 pF
CGD (Gate to drain capacitance of an NMOS trans.)	.01 pF

3) Specifications for the INGEN, CLOCK and PHAS1/PHAS2 inputs (Table B.2) are accepted through TTY, from the user, just before the analysis of the initialised circuit.

First the nonclock inputs are taken up one by one and the user is asked to specify the following for each input;

- a) The input-type (Table B.2)
- b) Timings for each zone (rise/fall edge, high/low period) of the input waveform (if the input type \neq 'CONST').

All timings are in the form NXDELTA, where N is a positive integer and DELTA is the simulation time step. To specify a zone timing, the user simply types in the value of N. For a

For a rising/falling edge the rise/fall time can not be specified less than $4 \times \text{DELTA}$.

After all the INGEN inputs have been specified, the simulator accepts the timings of the clock inputs, namely 'CLOCK' and PHAS1/PHAS2, in the same way as timings for non 'CONST' INGEN inputs are accepted.

Finally the user is asked to specify the simulation period, which is also of the form $N \times \text{DELTA}$.

At the end of the simulation period, the user is asked to guide the future course of action of the simulation. At this point,

- i) Typing an 'S', stops the simulator
- ii) Typing an 'R', restarts simulation
- iii) Typing a 'C', continues simulation

On RESTART'ing, the circuit is reinitialised and the user has to respecify all data, which are accepted by the simulator, through TTY.

On CONTINUE'ing, circuit simulation is carried on, with the currently existing state of the circuit as initial state. Before starting analysis, the user is asked to type-in the new simulation period, 'NPER' and waveform specifications of inputs, if any. The simulator asks the user whether there is any

input to be specified in the new period. If there is any such, the user types-in the 'input no.' and subsequently gives the waveform specifications, for that input, in the same way as told in 3(b). Whereas, if there is no (more) input to specify, the user types-in a 0 and the simulator starts analysis over the new simulation period, forth with. Note, only non clock INGEN inputs can be specified, here. Also, no INGEN input can be specified, which has not reached the final steady state, at the end of the previous simulation period.

B.4 GENERAL PROCEDURE:

With the input formatting as elaborated in above sections, the general procedure to be followed, is as described here.

i) The test circuit should be strictly an NMOS digital circuit, which can be described with the MOSIMR elements (Table B.1). There should be no wired connection of gate outputs, except those involving pass transistors.

ii) Visualise and draw the circuit diagram in terms of elements, supported by MOSIMR. Interconnections of these elements are the circuit nodes and interconnections of devices inside an element are the internal element nodes.

Number the circuit nodes, sequentially, starting from 1. Number elements of each type separately, starting from 1.

iii) If the test circuit is a repetitive structure, where particular blocks can be identified to be connected regularly; each individual block can be described as a subckt. Each subckt. is an independent entity where the element and node numbering is local, done in the same way as in (ii), irrespective of the main circuit numbering. However, the nodes in a subckt. are numbered sequentially in such a way that internal nodes are numbered first and the external nodes (having connections with the environment) are numbered later, with higher integers than the internal nodes.

A subckt. may be located in different parts of the main circuit. It is CALL'ed the no. of times it occurs in the main circuit, supplying relevant external nodes (relevant with the main circuit. environment, where it is to be expanded) in each CALL. A subckt. cannot include another subckt.

iv) For proper linking of subckts. with main ckt. environment care must be taken in preparing the data in cards 7 and 9(c) in Sec. B.2.

Mark the variable LIN (card 7) with an 'L', in a main ckt. elem. data for the corresponding input/output node 'N' in the following cases -

- a) If N is an output node of the element.
- b) If N is an input node of the element and the element is the leading member of the NB chain, at N.

Include a subckt. element in EXTERN (card 9(c)), associated with a dummy external node N, only in the following cases -

- a) N is an output node of the subckt. element.
- b) N is an input node of the subckt. element and the element is the leading member of the NB chain, at N.

v) EPSLN is the lower limit, set for comparison of a node voltage in consecutive time steps. A change in node voltage V_n is recognised in the interval t_1 to t_2 , if

$$|V_n(t_1) - V_n(t_2)| \geq \text{EPSLN},$$

else V_n is considered to be constant in that interval.

This EPSLN and the simulation time step DELTA, are the two parameters which can be varied to trade accuracy and numerical stability of analysis with speed.

As EPSLN \nearrow SPEED \nearrow and stability and accuracy \searrow



As DELTA \nearrow SPEED \nearrow and stability and accuracy \searrow



Default values of the parameters (appropriate for node capacitances of the order of .01 pF), EPSLN = .00001V and DELTA = .1 nsec. have been specified in the DATA statement, at the beginning of the main pgm.

If any change in these parameter values are to be made the program MOSIMR is copied and the DATA statement in the copy is modified.

vi) Inputs can be applied only at main circuit nodes. Nodes and elements to be monitored, must not belong to a subcircuit.


Table B.1:

Name of elem. type	Implication	Element specification format
INVER	Inverter	 <p>'INVER' NE</p> <p>FORMAT(3X, A5, 1X, I3)</p> <p>N1 N2 Name of NB elem. Name of NB elem. of succ. succ. elem. at N1 at N1 at N2 at N2</p> <p>FORMAT(3X, 2(I3, 1X), 2(A5, 1X, I3, 1X))</p>
IPAST	Pass transistor	 <p>'IPAST' NE</p> <p>FORMAT(3X, A5, 1X, I3)</p> <p>N1 N2 N3 Name of NB elem. Name of NB elem. of succ. succ. elem. at N1 at N1 at N2 at N2</p> <p>Name of succ. elem. at N3 No. of succ. elem. at N3</p> <p>FORMAT(3X, 3(I3, 1X), 3(A5, 1X, I3, 1X))</p>

Name of elem. type	Implication	Element specification format
NAND2	Two-input gate	 <p>'NAND2' NE</p> <p>FORMAT(3X,A5,1X,I3)</p> <p>N1 N2 N3 Name of No. of Name of NB NB elem. NB elem. elem. at N1 at N1 at N2</p> <p> No. of Name of No. of NB elem. NB succ. succ. elem. at N2 elem. at N3</p> <p> at N3</p> <p>FORMAT(3X,3(I3,1X),3(A5,1X,I3,1X))</p>
NORG2	Two-input NOR gate	 <p>'NORG2' NE</p> <p>FORMAT (3X, A5, 1X, I3)</p> <p>N1 N2 N3 Name of No. of Name of NB elem. NB elem. NB elem. at N1 at N1 at N2</p> <p> No. of Name of No. of succ. NB elem. succ. elem. at at N2 elem. N3</p> <p> at N3</p> <p>FORMAT(3X,3(I3,1X),3(A5,1X,I3,1X))</p>

Name of elem. type	Implication	Element specification format
--------------------------	-------------	------------------------------

NAND4 Four-input
 NAND gate



'NAND4' NE

FORMAT (3X, A5, 1X, I3)


N1	N2	N3	N4	N5	Name of NB elem. at N1	No. of NB elem. at N1	...
----	----	----	----	----	------------------------------	-----------------------------	-----

Name of NB elem. at N4	No. of NB elem. at N4
------------------------------	-----------------------------

Name of succ. elem. at N5	No. of succ. elem. at N5
---------------------------------	-----------------------------

FORMAT(3X,5(I3,1X),5(A5,1X,I3,1X))

NORG4 Four-input
 NOR gate



'NORG4' NE

FORMAT(3X,A5,1X,I3)

N1	N2	N3	N4	N5	Name of NB elem. at N1	No. of NB elem. at N1	...
----	----	----	----	----	------------------------------	-----------------------------	-----

Name of NB elem. at N4	No. of NB elem. at N4
------------------------------	-----------------------------

Name of succ. elem. at N5	No. of succ. elem. at N5
---------------------------------	--------------------------------




Name of elem. type	Implication	Element specification format						
NIBUF	Noninverting super buffer	<div>FORMAT(3X,5(I3,1X),5(A5,1X,I3,1X))</div> <div></div> <div>'NIBUF' NE</div> <div>FORMAT (3X, A5, 1X, I3)</div> <div><table><tr><td>N1</td><td>N2</td><td>Name of NB elem. at N1</td><td>No. of NB elem. at N1</td><td>Name of succ. elem. at N2</td><td>No. of succ. elem. at N2</td></tr></table></div> <div>FORMAT(3X,2(I3,1X),2(A5,1X,I3),1X))</div>	N1	N2	Name of NB elem. at N1	No. of NB elem. at N1	Name of succ. elem. at N2	No. of succ. elem. at N2
N1	N2	Name of NB elem. at N1	No. of NB elem. at N1	Name of succ. elem. at N2	No. of succ. elem. at N2			
INBUF	Inverting super buffer	<div></div> <div>'INBUF' NE</div> <div>FORMAT (3X, A5, 1X, I3)</div> <div><table><tr><td>N1</td><td>N2</td><td>Name of NB elem. at N1</td><td>No. of NB elem. at N1</td><td>Name of succ. elem. at N2</td><td>No. of succ. elem. at N2</td></tr></table></div> <div>FORMAT (3X,2(I3,1X),2(A5,1X,I3,1X))</div>	N1	N2	Name of NB elem. at N1	No. of NB elem. at N1	Name of succ. elem. at N2	No. of succ. elem. at N2
N1	N2	Name of NB elem. at N1	No. of NB elem. at N1	Name of succ. elem. at N2	No. of succ. elem. at N2			

Table B.1 contd...

Name of elem. type	Implication	Element specification format
--------------------------	-------------	------------------------------

LATCH	NOR Gate S/R latch	
-------	-----------------------	--



'LATCH' NE

FORMAT (3X, A5, 1X, I3)

N1	N2	N3	N4	Name of NB elem. at N1	No. of NB elem. at N1	Name of NB elem. at N2
				No. of NB elem. at N2	Name of succ. elem.at N3	No. of succ. elem.at N3
				Name of succ. elem. at N4	No. of succ. elem. at N4	

FORMAT(3X,4(I3,1X),4((A5,1X,I3,1X))

NOELM	No element	
-------	------------	--

'NOELM' 000

FORMAT (3X, A5, 1X, I3)

If a subckt. elem. has a main circuit element. as its NB/succ. or a main ckt. elem. has a subckt. elem. as its NB/succ., the corresponding linking is done during subckt. expansion, when the subckt is CALL'ed. But in the circuit description (the subckt. and main ckt. being independent) the corresponding NB/succ. field of data (cards 5 and 8) is filled with 'NOELM'.

N.B. NE = element no.

Table B.2: Input Table

General format for any : 'INPUT' NI
 kind of input FORMAT(3X, A5, 1X, I3)

NA Input kind Name of No. of succ.
 succ. elem.
 elem.

FORMAT (3X,I3,1X,2(A5,1X),I3)

<u>Input kind</u>	<u>Implication</u>	<u>Input waveform specifications</u>
EXDEF	Externally defined input	The voltages at EXDEF input nodes are specified in INP.PRE in proper order, at each simulation time step, in the format FORMAT(3X,15(F7.3,1X) over the entire simulation period.
INGEN	Internally generated input Types are : i) REDGE(rising edge) ii) FEDGE(falling edge) iii) PPULS(positive pulse) iv) NPULS(negative pulse) v) CONST(constant)	Timings such as i) duration after which input commences to change ii) Rise/fall time iii) High/low period are fed-in interactively through TTY
CLOCK	single phase clock	
PHAS1/ PHAS2	Two phase clock	

N.B.: NI = Input no.

NA = Node where input is applied.

REFERENCES

- [1] Carver Mead and Lynn Conway, Introduction to VLSI Systems. Addison-Wisely Publishing Company, 1980.
- [2] W.N. Carr and J.P. Mize, MOS/LSI Design and Applications. N.Y. McGraw-Hill 1972 (Texas Instruments Electronics Series).
- [3] W.M. Penney, MOS Integrated Circuits. Van Nostrand Reinhold Co. 1972.
- [4] M.J. Howes and D.V. Morgan (editors), Large Scale Integration, John Wiley and Sons 1981.
- [5] L.O. Chua and P.M. Lin, Computer Aided Analysis of Electronics Circuits. New Jersey, Prentice Hall, 1975.
- [6] M.A. Breuer and A.D. Friedman, Diagnosis and Reliable Design of Digital Systems, Computer Science Press Inc., 1976.
- [7] H. Schichman and D.A. Hodges, 'Modeling and Simulation of Insulated Gate Field-effect Transistor Switching Circuits', IEEE J. Solid State Circuits, vol. SC-3, pp. 285-289, Sept. 1968.
- [8] SPICE Version 2G User's Guide, 10 Aug. 1981.
- [9] 'LAMP', The Bell System Technical Journal, vol. 53, No. 8, pp. 1431-1554, Oct. 1974.
- [10] B.R. Chawla, H.K. Gummel, and P. Kozak, 'MOTIS - an MOS Timing Simulator', IEEE Trans. Circuits Syst., vol. CAS-22, pp. 901-909, Dec. 1975.
- [11] E. Lelarasme, A.E. Ruehli, and A. Sangiovanni Vincentelli, 'The Waveform Relaxation Method for Time - Domain Analysis of Large Scale Integrated Circuits', IEEE Trans. Computer-Aided Design, vol. CAD-1, No. 3, pp. 131-145, July, 1982.
- [12] A.R. Newton and A. Sangiovanni-Vincentelli, 'Relaxation - based Electric Simulation', IEEE Trans. Computer Aided Design, vol. CAD-3, No. 4, pp. 308-331, Oct. 1984.

- [13] A.R. Newton, 'The Simulation of Large Scale Integrated Circuits', IEEE Trans. Circuits Syst., vol. CAS-26, pp. 741-749, Sept. 1979.
- [14] G. De Micheli, A.R. Newton, and A. Sangiovanni Vincentelli, 'Symmetric Displacement Algorithms for the Timing Analysis of MOS VLSI Circuits', IEEE Trans. Computer-Aided Design, vol. CAP-3, pp. 167-180, July, 1983.
- [15] CAD-82, Conference Report, Brighton Metropole Sussex U.K. 30 March - 1 April, 1982, Organised by the journal Computer-Aided Design.
- [16] W.S. Dorn and D.D. McCracken, Numerical Methods with FORTRAN IV case Studies, John Wiley and Sons, 1972.
- [17] DEC System 10 FORTRAN Programmer's Reference Manual. Digital Equipment Corporation, Maynard, Massachusetts.
- [18] Narsingh Deo, Graph Theory, Prentice Hall of India Pvt. Ltd., 1984.
- [19] E. Horowitz and S. Sahni, Fundamentals of Data Structures. Virginia, Goodland Hills, Computer Science Press, 1976.

• A 91865